Book: RISC-V System-on-Chip Design
Summary
A textbook covering the detailed design of RISC-V microprocessors and system-on-chip, including open-source SystemVerilog code and test cases for single-issue, superscalar, and multicore implementations.
View Cached Full Text
Cached at: 07/11/26, 04:25 PM
Similar Articles
RISC-V: They Should Have Known Better
Dmitry.GR criticizes RISC-V's design, arguing it is not optimal for all use cases, especially microcontrollers, due to issues with code density and interrupt latency.
RISCBoy is an open-source portable games console, designed from scratch
RISCBoy is an open-source portable gaming console built with a RISC-V CPU and raster graphics pipeline, implemented on an iCE40 FPGA. The project includes the processor design, graphics hardware, PCB layout, and is fully open-source.
How do you sell a CPU design when the instruction set is free?
An interview with Fiora5 CEO Darian Domocos explores the challenges of building a RISC-V CPU IP startup, the role of open-source instruction sets, and how European chip sovereignty efforts create opportunities.
RISC-V Is Inevitable: State of the Union Keynote Argues
At the RISC-V Summit Europe 2026, Krste Asanović declared the open-standard ISA's state as strong, highlighting its expansion into high-performance server-class silicon and adoption by major tech companies like Qualcomm, Nvidia, and Google.
Riscrithm – An intuitive RISC-V assembler and optimizer coded in Go
Riscrithm is a high-level macro-assembly dialect for RISC-V, written in Go, that compiles readable code into pure RISC-V assembly with optional optimization.