PlaceReasoner-Beta: Reasoning-Driven Macro Placement and Benchmarking

# PlaceReasoner-Beta: Reasoning-Driven Macro Placement and Benchmarking
Source: [https://arxiv.org/html/2609.21263](https://arxiv.org/html/2609.21263)
\\correspondingauthor

DOI:[XXXXXXX\.XXXXXXX](https://doi.org/XXXXXXX.XXXXXXX)Conference:Make sure to enter the correct conference title from your rights confirmation email; June 03–05, 2018; Woodstock, NYISBN:978\-1\-4503\-XXXX\-X/2018/06CCS:Do Not Use This Code Generate the Correct Terms for Your PaperCCS:Do Not Use This Code Generate the Correct Terms for Your PaperCCS:Do Not Use This Code Generate the Correct Terms for Your PaperCCS:Do Not Use This Code Generate the Correct Terms for Your Paper,Chengxuan WangAffiliation:University of California, Los Angeles,Los Angeles,USAemail:[chengxuan99@ucla\.edu](mailto:[email protected]),Rongqian ChenAffiliation:The George Washington University,DC,USA,Quan ChengAffiliation:Brown University,Providence,USA,Yihui RenAffiliation:Brookhaven National Laboratory,Upton,USA,Chia\-Tung HoAffiliation:NVIDIA Corp,Santa Clara,CA,USA,David Z\. PanAffiliation:UT Austin,Austin,Texas,USA,Tian LanAffiliation:The George Washington University,DC,USAandWeidong CaoAffiliation:The George Washington University,DC,USAemail:[weidong\.cao@gwu\.edu](mailto:[email protected])

Received 5 June 2009

###### Abstract\.

Automated macro placement remains a fundamental challenge in VLSI physical design\. Despite decades of research, existing approaches predominantly optimize hand\-crafted proxy objectives, such as estimated wirelength, and typically produce placements through one\-shot numerical optimization, limiting their ability to incorporate visual layout context, codified design expertise, and downstream physical\-design feedback in a unified loop\. We presentPlaceReasoner\-Beta, a verifier\-guided multi\-agent framework that reformulates macro placement as a closed\-loop reasoning problem rather than black\-box optimization\. A vision\-language model \(VLM\) planner generates candidate placements from the floorplan image, macro specifications, and connectivity structure; a geometric verifier enforces physical legality and expert placement principles; a physical verifier refines candidates using early implementation feedback; and a post\-route optimizer further improves promising layouts using final PPA\. To enable reproducible evaluation, we introducePlaceReasoner\-Bench, a fully open end\-to\-end benchmark built from open RTL designs, EDA tools, and technology libraries\. It comprises 8 designs at two aspect ratios, yielding 16 tasks with fixed floorplans and I/O assignments, so methods differ only in macro positions and orientations and are evaluated using routed PPA and DRC rather than pre\-route proxies\. Across the benchmark, PlaceReasoner\-Beta achieves the best timing among DRC\-clean methods on all square tasks, reducing post\-route TNS by 61\.2% at1:11\{:\}1and 53\.0% at2:12\{:\}1relative to the classical baseline field\. It also shortens routed wirelength on most designs despite never explicitly optimizing it, demonstrating that reasoning over spatial structure under physical\-design feedback can improve end\-to\-end layout quality beyond proxy\-objective optimization\.

###### Keywords:

Macro placement, VLM, Agentic, Benchmark, Reasoning

## 1\.Introduction

Macro placement is a critical stage in modern very\-large\-scale integrated circuit \(VLSI\) physical design, where hundreds to thousands of macros \(i\.e\., large circuit blocks\) must be arranged within a constrained floorplan to optimize power, performance, and area \(PPA\) while satisfying physical requirements such as die dimensions, aspect ratio, and I/O locations\([Sait and Youssef, 1999](https://arxiv.org/html/2609.21263#bib.bib17)\)\. Unlike standard\-cell placement, macro placement is dominated by large, heterogeneous objects and long\-range geometric interactions, making placement decisions highly consequential to downstream routing, timing, and design\-rule closure\. In practice, experienced designers therefore iteratively inspect layouts, reason about connectivity and physical constraints, and refine macro positions and orientations based on feedback from downstream physical\-design tools\([Kahng et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib18)\)\. However, the increasing scale and complexity of modern designs, coupled with aggressive time\-to\-market requirements, make such expert\-driven iteration increasingly difficult to sustain, motivating extensive research on automated macro placement methods\([Tseng, 2024](https://arxiv.org/html/2609.21263#bib.bib19)\)\.Existing approaches typically formulate macro placement as a constrained optimization problem and employ classical optimization, analytical methods, gradient\-based techniques, or reinforcement learning to search the placement space\([Liao et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib1);[Mirhoseini et al\., 2021](https://arxiv.org/html/2609.21263#bib.bib10);[Chen et al\., 2008](https://arxiv.org/html/2609.21263#bib.bib7);[Cheng et al\., 2018](https://arxiv.org/html/2609.21263#bib.bib8);[Geng et al\., 2024](https://arxiv.org/html/2609.21263#bib.bib9);[Shi et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib11);[Agnesina et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib35);[Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2);[Lai et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib4);[Cheng et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib22);[Chang et al\., 2000](https://arxiv.org/html/2609.21263#bib.bib12)\)\. While these methods have substantially advanced automated physical design, they remain limited in their ability to reason about the full design context and to optimize for end\-to\-end physical\-design quality\. Three challenges are particularly important\.

First, existing methods predominantly optimize proxy objectives rather than end\-to\-end design quality\.Most macro placement approaches rely heavily on metrics such as half\-perimeter wirelength \(HPWL\) as optimization objectives\([Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2)\)\. Although computationally efficient, HPWL is only an indirect surrogate for final chip quality and does not fully capture routing congestion, timing, macro orientation, pin accessibility, or design\-rule violations\. Consequently, minimizing a proxy objective does not necessarily produce a placement that remains effective after detailed placement and routing\. Closing this gap requires placement frameworks that can reason from intermediate layout characteristics to downstream physical\-design outcomes\.Second, existing methods have limited ability to perform multimodal reasoning and leverage domain knowledge\.Expert placement is not simply numerical optimization: designers simultaneously interpret design specifications, connectivity information, and visual layout structures; identify problematic patterns such as congested channels or poorly oriented macros; and apply placement heuristics accumulated through design experience\. Conventional optimization algorithms, in contrast, largely treat the placement engine as a black\-box search procedure\. They provide limited mechanisms for integrating heterogeneous design information, explicitly reasoning about visual structures, or explaining why a particular placement should be modified\.Third, existing methods face substantial challenges in efficient and flexible design\-space exploration\.Evaluating a candidate placement with realistic physical\-design flows can require computationally expensive placement, routing, timing, and design rule constraint \(DRC\) analysis\. Yet optimization\-based approaches may require hundreds or thousands of search iterations, many of which provide limited actionable information for subsequent decisions\. Furthermore, many methods are designed around a fixed floorplan geometry and must be substantially re\-optimized when the die dimensions or aspect ratio changes\. Such rigidity is problematic because practical floorplanning frequently evolves in response to PPA, packaging, I/O, and manufacturing constraints\.

These challenges motivate a shift fromplacement as black\-box optimizationtowardplacement as iterative, tool\-grounded reasoning\. Recent advances in large language and vision\-language models \(LLM/VLM\)\([Zheng et al\., 2024](https://arxiv.org/html/2609.21263#bib.bib41);[Xie et al\., 2025](https://arxiv.org/html/2609.21263#bib.bib43);[Hong et al\., 2024](https://arxiv.org/html/2609.21263#bib.bib40);[Qin et al\., 2025](https://arxiv.org/html/2609.21263#bib.bib42);[Wang et al\., 2024](https://arxiv.org/html/2609.21263#bib.bib14);[Chen et al\., 2024](https://arxiv.org/html/2609.21263#bib.bib15)\)provide an opportunity to develop agentic systems that can interpret multimodal design information, decompose complex placement tasks, invoke specialized tools, inspect their outputs, and iteratively revise decisions\. However, realizing this opportunity for VLSI macro placement requires more than simply applying a foundation model to generate coordinates\. An effective framework must combine domain\-specific placement knowledge, visual reasoning, geometric verification, EDA\-tool interaction, and downstream physical\-design feedback within a reproducible optimization loop\.

This work presentsPlaceReasoner\-Beta, a multi\-agent vision\-language framework for reasoning\-driven VLSI macro placement\. Given a floorplan image, macro descriptions, die/core specifications, and design connectivity, PlaceReasoner\-Beta coordinates specialized agents that collaboratively generate, verify, and refine candidate placements\. A planner agent proposes placement strategies and candidate layouts; a geometric checker evaluates physical constraints and placement principles; a physical design checker analyzes intermediate implementation feedback and identifies issues that are difficult to capture with simple placement objectives; and a post\-route optimizer uses final PPA and DRC results to guide further refinement\. All agents share a domain\-specific skill pack that encapsulates EDA tool interaction and distilled placement knowledge, enabling the system to reason about layout structures and physical design outcomes rather than directly generating fragile tool commands\. Through this closed\-loop architecture, PlaceReasoner\-Beta transforms macro placement from a monolithic optimization problem into aninspectable, verifiable, and iterative reasoning process\.

To enable systematic evaluation of agentic macro placement systems, we further introducePlaceReasoner\-Bench, an open end\-to\-end benchmark designed to evaluate placement quality under realistic downstream physical\-design flows\. Unlike existing benchmarks that predominantly focus on square \(1:11\{:\}1\) floorplans, PlaceReasoner\-Bench evaluates eight open\-source designs under both1:11\{:\}1and2:12\{:\}1aspect ratios, yielding 16 tasks that explicitly test robustness to changing floorplan geometry in practical design scenarios\. For each task, the floorplan and I/O pin assignment are fixed, isolating macro positions and orientations as the primary variables\. More importantly, placement quality is evaluated after a complete place\-and\-route flow using routed PPA and DRC violations, rather than relying solely on pre\-route proxy metrics such as HPWL\. The benchmark is implemented entirely using open\-source EDA tools and technology libraries, including Yosys\([Wolf et al\., 2013](https://arxiv.org/html/2609.21263#bib.bib30)\)and OpenROAD\([Ajayi and Blaauw, 2019](https://arxiv.org/html/2609.21263#bib.bib20)\)with Nangate45\([NC State EDA, 2011](https://arxiv.org/html/2609.21263#bib.bib21)\), enabling reproducible evaluation without commercial tool licenses\.

Extensive experiments across the 16 benchmark tasks demonstrate the effectiveness of reasoning\-driven placement\. PlaceReasoner\-Beta achieves the best timing among all DRC\-clean methods on every1:11\{:\}1task, reducing post\-route total negative slack by61\.2%61\.2\\%at1:11\{:\}1and53\.0%53\.0\\%at2:12\{:\}1relative to classical baselines\. It is also the only evaluated method that successfully routes all eight elongated \(2:12\{:\}1\) designs with no more than two DRC violations\. Notably, PlaceReasoner\-Beta improves routed wirelength on most designs even though wirelength is never directly optimized, suggesting that explicit reasoning over layout geometry combined with downstream physical\-design feedback can produce higher\-quality end\-to\-end layouts than optimizing a single proxy objective\.

Overall, this work makes two contributions:\(1\) an agentic, multimodal framework that integrates placement reasoning, domain knowledge, geometric verification, and physical\-design feedback for VLSI macro placement; and \(2\) an open, end\-to\-end benchmark that evaluates agentic placement systems using realistic post\-route PPA and DRC outcomes across diverse floorplan geometries\.Together, they establish a foundation for developing and systematically benchmarking agentic AI systems for next\-generation physical\-design automation\.

## 2\.Background and Related Work

### 2\.1\.VLSI Physical Design Workflow

VLSI physical design translates a synthesized logic netlist into a manufacturable physical layout through a sequence of tightly coupled optimization stages, including floorplanning and macro placement, standard\-cell placement, clock\-tree synthesis \(CTS\), and routing\([Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2);[Kahng et al\., 2011](https://arxiv.org/html/2609.21263#bib.bib5)\)\(Fig\.[1](https://arxiv.org/html/2609.21263#S2.F1)\)\. Among these stages,macro placement is particularly consequential: the positions and orientations of large circuit blocks, such as SRAMs, often numbering in the hundreds, establish the geometric structure within which all downstream tools must operate and can therefore strongly influence final power, performance, and area \(PPA\)\. In practice, macro placement is not a single\-shot optimization problem but aniterative reasoning process that combines multimodal design context, placement expertise, and physical\-design feedback\. Designers first interpret the floorplan context from multiple sources: the die/core geometry and I/O locations from the visual layout, together with the die/core specifications, macro inventory, connectivity, and dataflow information from design descriptions\. They then apply established placement principles, such as peripheral placement and cluster locality, to reason about pin accessibility, macro connectivity, relative positioning, and available whitespace, generating multiple candidate layouts\([Pujari, 2020](https://arxiv.org/html/2609.21263#bib.bib6)\)\. Before invoking expensive EDA tools, designers visually inspect these candidates and repair obvious geometric problems, such as narrow routing channels between macros, excessive whitespace fragmentation, or macro orientations that place pins away from the logic they serve\. The surviving candidates are progressively evaluated through downstream physical\-design stages, where early placement and routing feedback reveals congestion, timing, and other physical constraints\. Clearly inferior candidates are discarded, while promising layouts are iteratively refined until the design approaches physical closure\.

![Refer to caption](https://arxiv.org/html/2609.21263v1/macro_place_v2.png)Figure 1\.A typical VLSI physical design workflow\. Each stage shows its layout snapshot\. Macro placement, the stage we target, fixes the large blocks \(orange\) and thereby the whitespace and channels left to stdcell placement \(red\) and CTS & routing \(green\)\. The inner blue arc refines a placement from geometric inspection alone and is cheap, whereas the outer one returns only after a full downstream run\.This workflow highlights a fundamental characteristic of expert macro placement:designers optimize not a single numerical objective, but a sequence of interdependent decisions informed by visual structure, domain knowledge, and increasingly expensive physical feedback\. Although this human\-driven process provides no guarantee of global optimality, it remains highly effective because designers can recognize structural problems, adapt placement strategies to different floorplan geometries, and use downstream tool feedback to revise earlier decisions\. Emulating this reasoning loop, rather than merely automating coordinate optimization, is therefore a key opportunity for agentic approaches to VLSI macro placement\.

### 2\.2\.Automated Placement Methods and Benchmarks

Automated macro placement has been widely studied over the past few decades and has evolved along two major directions,classical optimizationandlearning\-based methods, with support from a relatively small set of public benchmarks\. Despite substantial progress, existing approaches largely formulate macro placement as a numerical search problem and evaluate candidates using proxy objectives\. This paradigm differs fundamentally from expert placement, where designers jointly reason over layout geometry, connectivity, design constraints, and downstream physical\-design feedback\. We review these approaches below and highlight three gaps that motivatePlaceReasoner\-Beta:\(1\) proxy\-driven rather than end\-to\-end optimization, \(2\) limited multimodal and iterative reasoning, and \(3\) insufficiently realistic and reproducible benchmarking\.

Classical methods\.Classical macro\-placement approaches\([Liao et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib1);[Chen et al\., 2008](https://arxiv.org/html/2609.21263#bib.bib7);[Cheng et al\., 2018](https://arxiv.org/html/2609.21263#bib.bib8);[Geng et al\., 2024](https://arxiv.org/html/2609.21263#bib.bib9);[Shi et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib11);[Lai et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib3);[Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2);[Chang et al\., 2000](https://arxiv.org/html/2609.21263#bib.bib12)\)can be broadly categorized into three families\.Packing\-based methodsrepresent macro\-to\-macro geometric relationships using compact structures such as sequence pairs and B\*\-trees, enabling efficient exploration of feasible floorplans\([Chang et al\., 2000](https://arxiv.org/html/2609.21263#bib.bib12)\)\.Analytical methods\([Agnesina et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib35);[Lu et al\., 2015](https://arxiv.org/html/2609.21263#bib.bib36);[Hsu et al\., 2014](https://arxiv.org/html/2609.21263#bib.bib37);[Yan et al\., 2014](https://arxiv.org/html/2609.21263#bib.bib38)\)formulate placement as continuous optimization, minimizing differentiable objectives that typically combine smoothed wirelength with density and overlap penalties; DREAMPlace\([Liao et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib1)\)is a representative example\.Hierarchy\-aware methods\([Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2);[Chuang et al\., 2010](https://arxiv.org/html/2609.21263#bib.bib31);[Choi and Bazargan, 2003](https://arxiv.org/html/2609.21263#bib.bib32);[Ekpanyapong et al\., 2004](https://arxiv.org/html/2609.21263#bib.bib33);[Nookala et al\., 2005](https://arxiv.org/html/2609.21263#bib.bib34)\)exploit design hierarchy and architectural structure by grouping logically related blocks and incorporating these relationships into mixed\-size placement to improve routability\.

Despite their different formulations, these methods share a common optimization paradigm:they rely primarily on hand\-crafted numerical objectives, with wirelength serving as the dominant proxy for placement quality\. Such objectives are attractive because they are computationally efficient, but they incompletely capture the factors that determine final design quality, including routing congestion, timing, pin accessibility, macro orientation, and DRC violations\. Consequently, a placement that is optimal under the surrogate objective may perform poorly after detailed placement and routing\. Moreover, these methods generally produce placements through monolithic numerical optimization, providing limited mechanisms for interpreting a layout, identifying structural defects, or incorporating qualitative observations and downstream physical\-design feedback into subsequent decisions\.The first gap, therefore, is the disconnect between proxy optimization and end\-to\-end physical\-design quality\.

Learning\-based methods\.Learning\-based approaches seek to reduce dependence on manually designed optimization moves and cost functions by learning placement strategies from data or interaction\([He et al\., 2020](https://arxiv.org/html/2609.21263#bib.bib39)\)\. Google introduced deep reinforcement learning \(RL\) to sequentially place macros based on learned policies\([Mirhoseini et al\., 2021](https://arxiv.org/html/2609.21263#bib.bib10)\)\. MaskPlace\([Lai et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib3)\)formulates placement as a visual representation\-learning problem and improves wirelength while enforcing non\-overlap constraints, while ChiPFormer\([Lai et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib4)\)employs offline RL and adapts to unseen designs to improve placement efficiency\. These methods demonstrate that learned representations and policies can capture placement patterns beyond explicit optimization heuristics\. However, their reward functions remain predominantly tied to wirelength or related placement\-level objectives, and the learned policies do not explicitly reason over the heterogeneous information available to human designers, such as floorplan images, textual design specifications, connectivity, and physical\-design feedback\. Recent advances in vision\-language models \(VLMs\)\([Radford et al\., 2021](https://arxiv.org/html/2609.21263#bib.bib13);[Wang et al\., 2024](https://arxiv.org/html/2609.21263#bib.bib14)\)provide a promising opportunity to bridge this gap\. Modern VLMs have demonstrated increasingly strong multimodal and spatial reasoning capabilities\([Wang et al\., 2025](https://arxiv.org/html/2609.21263#bib.bib16);[Chen et al\., 2024](https://arxiv.org/html/2609.21263#bib.bib15);[Ran et al\., 2026](https://arxiv.org/html/2609.21263#bib.bib23)\), including object localization, relative\-position reasoning, alignment, and geometric relationship understanding\. These capabilities are particularly relevant to macro placement, where decisions depend on both visual layout structure and semantic relationships among circuit blocks\. VeoPlace\([Uchendu et al\., 2026](https://arxiv.org/html/2609.21263#bib.bib27)\)represents an early step in this direction by using a VLM to shape the search space of an underlying placer, such as an analytical engine, rather than directly generating and refining macro layouts\. MAGE\([Kahng et al\., 2026](https://arxiv.org/html/2609.21263#bib.bib26)\)further explores a multi\-agent architecture based on VLMs for physical design\. However, its dependence on commercial EDA tools and a proprietary technology node limits independent reproduction and systematic evaluation\. More fundamentally, existing VLM\-based approaches have not yet fully established aclosed\-loop reasoning paradigm for macro placement\. An effective agentic placer should do more than predict coordinates: it should interpret the design context, propose candidate layouts, inspect their geometric validity, obtain physical\-design feedback, diagnose problems, and revise the placement accordingly\.The second gap is therefore the lack of an agentic, multimodal, and feedback\-driven framework that explicitly models the iterative reasoning process of expert macro placement\.PlaceReasoner\-Beta addresses this gap by placing VLM\-based agents directly in the decision loop, where specialized agents collaboratively propose, inspect, verify, and refine layouts using both geometric reasoning and downstream physical\-design feedback\.

Benchmarks\.The evaluation infrastructure for macro placement is considerably less mature than the algorithmic landscape\. ChiPBench\([Wang et al\., 2026](https://arxiv.org/html/2609.21263#bib.bib24)\)provides an open\-source end\-to\-end physical\-design flow across 20 circuits, but approximately half contain no macros, while its floorplans are relatively loosely constrained, using around30%30\\%utilization compared with the60∼70%60\{\\sim\}70\\%commonly encountered in practice\. RTL\-MP\([Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2);[Kahng et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib18)\)provides six macro\-containing designs with downstream place\-and\-route \(P&R\) scripts, enabling evaluation beyond placement\-only metrics\. However, each design is evaluated at only a single aspect ratio, and its flow depends on commercial EDA tools and a proprietary 12 nm foundry technology, limiting independent reproduction\. PDAgent\-Bench\([Li et al\., 2026](https://arxiv.org/html/2609.21263#bib.bib25)\)evaluates agents across ten full physical\-design tasks, but targets general flow\-level agent competence rather than isolating the quality of macro placement itself\. These limitations expose athird gap: the lack of an open, realistic, and geometrically diverse benchmark specifically designed to evaluate macro\-placement reasoning\. In particular, existing benchmarks provide limited variation in floorplan geometry, rely in some cases on commercial or proprietary implementation flows, and often emphasize placement\-level proxies or broad flow\-level success rather than the quality of the resulting routed design\. A meaningful benchmark for agentic macro placement should therefore \(i\) contain realistic macro\-intensive designs, \(ii\) test robustness across different floorplan geometries, \(iii\) provide a fully reproducible open\-source implementation flow, and \(iv\) evaluate placements using downstream PPA and DRC outcomes rather than relying solely on pre\-route proxies\.

PlaceReasoner\-Beta addresses these three gaps jointly\.It introduces a reasoning\-driven multi\-agent framework in which VLM agents use multimodal design context and domain knowledge to generate, inspect, and iteratively refine macro placements under physical\-design feedback\. In parallel,PlaceReasoner\-Benchprovides an open end\-to\-end benchmark with multiple floorplan aspect ratios and post\-route evaluation based on PPA and DRC outcomes\. Together, the framework and benchmark shift macro placement fromsingle\-objective coordinate optimizationtowarditerative, multimodal, and physically grounded reasoning, while providing a reproducible foundation for systematically evaluating future agentic approaches to VLSI physical design\.

## 3\.PlaceReasoner\-Beta

### 3\.1\.Framework Overview

![Refer to caption](https://arxiv.org/html/2609.21263v1/framework_checker_name.png)Figure 2\.PlaceReasoner\-Beta framework overview\. It has four agents: Planner, Geometric Checker, Physical Checker, and Post\-route Optimizer\. These agents formulate three stages essential in physical design: \(a\) PlaceReasoner\-Beta for macro placement generation and refinement, \(b\) detailed placement by getting early feedback, and \(c\) CTS & routing by getting final feedback\.PlaceReasoner\-Beta is an agentic framework for VLSI macro placement that treats placement as aclosed\-loop reasoning and verification problemrather than one\-shot coordinate optimization\. Given a floorplan image, macro specifications, I/O locations, connectivity information, and natural\-language design objectives, PlaceReasoner\-Beta reasons about the position and orientation of each macro by combining visual\-spatial reasoning with codified placement knowledge\. The framework is designed around a key observation from expert physical design: high\-quality placement emerges through successive rounds of proposal, inspection, physical evaluation, and refinement, rather than from optimizing a single placement objective\. This design introduces three challenges that an agentic placement framework must address\.First, physical feedback is expensive and delayed\.Meaningful placement quality is often revealed only after downstream stages such as standard\-cell placement, CTS, and routing, making exhaustive evaluation of candidate layouts prohibitively expensive\.Second, EDA interaction creates a reasoning\-to\-execution gap\.Placement intent expressed at a high level must ultimately be translated into precise EDA commands, while tool feedback arrives as heterogeneous reports, metrics, and physical maps that must be interpreted before they can inform the next placement decision\.Third, macro placement is inherently multi\-objective\.Timing, congestion, wirelength, PPA, routability, and geometric feasibility are tightly coupled and often conflicting, requiring the system to reason about tradeoffs rather than optimize a single scalar reward\.

PlaceReasoner\-Beta addresses these challenges through amulti\-agent, coarse\-to\-fine optimization frameworkthat mirrors the iterative workflow of physical designers \(Fig\.[2](https://arxiv.org/html/2609.21263#S3.F2)\)\. Four specialized agents collaborate across three progressively more expensive feedback loops\. ThePlannergenerates diverse placement candidates from multimodal design context;Geometric Checkerperforms fast geometric verification and identifies violations of hard constraints and placement principles;Physical Checkerinterprets early physical\-design feedback after standard\-cell placement and recommends targeted refinements; and thePost\-route Optimizeruses final routed PPA and physical metrics to refine the most promising candidates\. This staged architecture deliberately postpones expensive post\-route evaluation until poor candidates have been eliminated, improving the efficiency of design\-space exploration\.

All agents share a reusableskill packthat abstracts EDA\-tool interaction and encodes placement expertise, including templated P&R scripts, layout and density extraction, verification procedures, and distilled expert heuristics\. This abstraction separatesreasoning from tool execution: agents reason about the desired layout and its physical consequences, while the skill pack reliably translates those decisions into executable EDA operations and returns structured feedback\. Because the benchmark designs do not provide explicit dataflow annotations, PlaceReasoner\-Beta additionally derives connectivity\-based macro clusters and exposes them to the Planner as soft placement constraints, encouraging locality among logically related macros\([Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2)\)\. Importantly, PlaceReasoner\-Beta istuning\-free with respect to the underlying foundation model\. The placement principles, verification rules, feedback interpretation procedures, and skill pack are framework artifacts rather than learned parameters\. They can therefore be inspected, corrected, extended, or replaced without retraining the backbone model\. This property makes the framework particularly suitable for systematic benchmarking: improvements can be attributed to changes in the reasoning framework rather than to hidden model\-specific training\. To enable such evaluation, we developPlaceReasoner\-Bench, an open end\-to\-end benchmark specifically designed to measure macro\-placement quality under realistic downstream physical\-design conditions\. The framework and benchmark are developed together: PlaceReasoner\-Beta provides the agentic methodology for generating and refining layouts, while PlaceReasoner\-Bench provides a controlled environment in which different placement strategies can be compared using identical downstream flows and post\-route outcomes\.

### 3\.2\.Agent Design and Closed\-Loop Optimization

PlaceReasoner\-Beta organizes placement refinement into three feedback loops, progressing from inexpensive geometric verification to increasingly realistic physical\-design evaluation\. This coarse\-to\-fine strategy allows the system to spend computational resources in proportion to candidate quality\.

Planner: multimodal placement generation\.The Planner is responsible for generating diverse candidate layouts from the available design context\. Its input includes the macro list and dimensions, core boundaries, I/O locations, connectivity\-derived clusters, and natural\-language placement objectives\. The Planner prompt encodes established placement principles, spatial reasoning strategies, and a structured output format for executable macro coordinates and orientations \(Fig\.[2](https://arxiv.org/html/2609.21263#S3.F2)\(a\)\)\. Each macro is represented using structured geometric attributes, position, orientation, and pin\-facing direction, together with a rendered floorplan image\. The structured representation provides precise information required for EDA execution, while the image exposes global spatial relationships that are difficult to capture through coordinates alone\. The Planner jointly reasons about macro geometry, cluster locality, pin accessibility, peripheral placement, whitespace, and orientation, and producesNNcandidate placements\. These candidates are then translated into native EDA commands through the shared skill pack\.

Geometric Checker: geometric verification and repair\.Geometric Checker provides a fast verification layer before any expensive physical\-design evaluation\. It checks each candidate against hard geometric constraints, including core\-boundary violations, macro overlap, minimum spacing, peripheral\-placement requirements, and pin\-side compatibility\. Rather than returning only a binary valid/invalid decision, Geometric Checker generates diagnostic feedback describing the structural cause of each violation\. The Planner uses this feedback to revise the candidate in Loop 1 \(Fig\.[2](https://arxiv.org/html/2609.21263#S3.F2)\(a\)\)\. Because VLM\-generated coordinates may contain small residual overlaps even after iterative correction, PlaceReasoner\-Beta includes a deterministic legalization procedure as a final safeguard\. Legalization resolves remaining overlaps while minimizing perturbation from the intended placement, ensuring that numerical imprecision in coordinate generation does not unnecessarily consume expensive physical\-design evaluations\.

Physical Checker: early physical verification\.Candidates that pass geometric verification are propagated through standard\-cell placement to obtain inexpensive but informative physical\-design feedback\. Physical Checker analyzes early indicators such as estimated PPA, cell\-density distributions, congestion\-related features, and timing information\. Instead of treating these measurements solely as scalar rewards, the checker interprets them spatially and diagnostically; for example, identifying congested regions, problematic macro channels, or placement structures likely to create timing bottlenecks\. It then provides targeted recommendations to the Planner for Loop 2 \(Fig\.[2](https://arxiv.org/html/2609.21263#S3.F2)\(b\)\)\. This stage serves as the bridge between geometric reasoning and physical optimization: candidates that are geometrically legal but physically unfavorable can be rejected or revised before incurring the substantially higher cost of CTS and routing\.

Post\-route Optimizer: end\-to\-end refinement\.The final loop evaluates only the most promising candidates through CTS and routing and uses the resulting physical\-design outcomes to guide further refinement\. The Post\-route Optimizer considers routed PPA, timing, congestion, and DRC\-related feedback and identifies the placement structures responsible for remaining deficiencies\. It then requests targeted placement modifications from the Planner rather than restarting the search from scratch \(Fig\.[2](https://arxiv.org/html/2609.21263#S3.F2)\(c\)\)\. Iteration continues until the improvement converges or the refinement budget is exhausted\. The three loops therefore establish a progressively more expensive decision process, screening candidates first on geometric feasibility, then on early physical quality, and only finally on post\-route PPA and DRC\. This architecture enables PlaceReasoner\-Beta to selectively use expensive physical\-design feedback while preserving the iterative inspection and revision characteristics of expert placement\.

Placement representation and spatial reasoning\.A placement is represented at two complementary levels\. At the structured level, each macro is described by its location, dimensions, orientation, and pin\-facing direction, enabling deterministic translation into EDA commands\. At the visual level, the complete floorplan is rendered as an image, allowing a VLM to reason about global spatial relationships, relative distances, whitespace, clusters, and boundary interactions\. The combination avoids relying exclusively on either symbolic coordinates or visual perception: structured attributes provide execution precision, while the rendered layout provides the spatial context needed for reasoning\.

Connectivity\-based macro clustering\.The open RTL designs used in our benchmark do not provide complete dataflow annotations\. To provide the Planner with useful structural context without introducing manually curated placement labels, we derive soft macro clusters directly from netlist connectivity\. Related macros are grouped according to their connectivity structure, and the resulting clusters are supplied to the Planner as placement preferences rather than hard constraints\. This encourages dataflow locality while allowing the agent to override clustering when geometric or physical considerations suggest a different arrangement\.

Macro overlap legalization\.VLM\-generated coordinates are often close to legal but may contain small numerical errors; a single overlapping macro pair is sufficient to invalidate an otherwise promising candidate\. PlaceReasoner\-Beta therefore applies force\-directed legalization after candidate generation\. Overlapping macro pairs are displaced along the axis of smaller overlap until the required2​μ2\\mum spacing is restored, while weak restoring forces pull macros toward their intended positions and all macros remain clamped within the core boundary\. If overlaps remain after the iteration budget, a greedy fallback places macros in descending area order at the nearest legal positions\. This deterministic safeguard preserves the Planner’s spatial intent while removing the burden of exact overlap arithmetic from the VLM\.

### 3\.3\.Benchmark Development

Table 1\.Composition of PlaceReasoner\-Bench\. \#Types counts distinct macro types, Clk is the target clock period, and M/Core is macro area as a fraction of core area\. “–” denotes a quantity without aggregation\.PlaceReasoner\-Bench: an open, end\-to\-end benchmark\.A central contribution of this work is PlaceReasoner\-Bench, which is designed to evaluateagentic macro placement rather than generic physical\-design automation\. The benchmark is constructed entirely from open\-source RTL, EDA tools, and technology libraries so that every task and downstream result can be regenerated without commercial licenses \(Table[1](https://arxiv.org/html/2609.21263#S3.T1)\)\. More importantly, the benchmark fixes all factors other than macro placement, enabling controlled attribution of post\-route differences to the generated macro coordinates and orientations\. Each benchmark task is generated through a deterministic pipeline\. We first synthesize the RTL using Yosys\([Wolf et al\., 2013](https://arxiv.org/html/2609.21263#bib.bib30)\)with the open Nangate45 standard\-cell library\([NC State EDA, 2011](https://arxiv.org/html/2609.21263#bib.bib21)\)\. SRAM macros instantiated by the designs are generated using FakeRAM 2\.0, an open memory compiler that provides macro abstracts with physical dimensions and timing characterization\. This eliminates dependence on proprietary memory compilers, which otherwise prevents independent reproduction of macro\-placement experiments\.

For each synthesized design, we construct a realistic floorplan targeting approximately60%60\\%core utilization and instantiate two floorplan geometries with aspect ratios of1:11\{:\}1and2:12\{:\}1\. I/O pins are assigned once for each task using the automatic pin\-placement engine in OpenROAD\([Ajayi and Blaauw, 2019](https://arxiv.org/html/2609.21263#bib.bib20)\)and then frozen\. Consequently, every method receives the same netlist, core geometry, macro library, and I/O assignment, and the only variables controlled by the placer are macro positions and orientations\. Fixing the pin assignment is particularly important for macro\-placement evaluation: because macro orientation should align pin\-facing sides with the logic they communicate with, the boundary pin pattern represents a genuine physical constraint rather than an additional optimization degree of freedom\. The benchmark contains eight open\-source RTL designs, includingariane133,ethernet, andvga\_lcd\. Across these designs, the benchmark contains 10–133 macros per design and 401 macros in total, organized into 47 connectivity clusters, with 1–6 macro types per design\. Macro\-to\-core area ratios range from14\.2%14\.2\\%to45\.6%45\.6\\%, while target clock periods range from1\.21\.2to8\.08\.0ns\. Evaluating each design at two aspect ratios yields16 end\-to\-end tasks, spanning both relatively macro\-sparse designs and macro\-dominated designs, in which macro arrangement imposes substantially stronger constraints on downstream implementation\.

Controlled end\-to\-end evaluation\.All stages after macro placement are held fixed across competing methods, including standard\-cell placement, CTS, routing, timing repair, technology libraries, and implementation settings\. Thus, differences in final PPA and DRC outcomes can be attributed to the macro placement itself rather than differences in downstream optimization\. Each candidate is evaluated through the same complete physical\-design flow, making routed PPA and DRC violations the primary measures of placement quality\. The resulting benchmark evaluates properties that are difficult to capture with conventional placement metrics\. In particular, the1:11\{:\}1and2:12\{:\}1configurations test whether a placement strategy can adapt to substantially different spatial geometries; fixed I/O assignments test whether macros can be oriented and positioned according to pin accessibility; realistic utilization creates meaningful whitespace and routing constraints; and post\-route evaluation reveals whether apparently good geometric placements actually translate into high\-quality physical implementations\.PlaceReasoner\-Bench therefore transforms macro placement from a placement\-level coordinate task into a reproducible end\-to\-end evaluation of physical\-design reasoning\.

Together, PlaceReasoner and PlaceReasoner\-Bench establish a unified framework for developing and evaluating agentic macro placement:the framework provides a closed\-loop reasoning mechanism, while the benchmark provides a controlled and reproducible testbed for measuring whether that reasoning produces better physical designs\.

## 4\.Experimental Setup

Models\.We instantiate PlaceReasoner\-Beta on three backbones: the open\-weight Qwen3\-VL\-8B\([Bai et al\., 2025](https://arxiv.org/html/2609.21263#bib.bib28)\)and Qwen3\-VL\-30B, and the proprietary Claude\-Opus\-4\.8\([Anthropic, 2026](https://arxiv.org/html/2609.21263#bib.bib29)\), and evaluate all three on PlaceReasoner\-Bench\. Unless otherwise specified, the generation temperature is set to0\.10\.1\.

EDA Flow\.We use Yosys\([Wolf et al\., 2013](https://arxiv.org/html/2609.21263#bib.bib30)\)for logic synthesis, OpenROAD\([Ajayi and Blaauw, 2019](https://arxiv.org/html/2609.21263#bib.bib20)\)for P&R, and FakeRAM 2\.0\([Cheng et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib22)\)to generate memory macros, all under the open\-source Nangate45 technology\([NC State EDA, 2011](https://arxiv.org/html/2609.21263#bib.bib21)\)\. FakeRAM 2\.0 is an open\-source memory compiler that emits SRAM macro abstracts with physical dimensions and timing characterization, so the generated macros can be placed and routed like foundry memories; this removes any dependence on a commercial PDK or memory compiler and keeps the entire flow reproducible\. Unless stated otherwise, all methods share the same netlist, floorplan, macro library, and P&R and timing\-repair settings\. Thus, they differ only in the generated macro coordinates and orientations\.

Benchmark Tasks\.We evaluate our framework on the proposed PlaceReasoner\-Bench \(Table[1](https://arxiv.org/html/2609.21263#S3.T1)\), which measures end\-to\-end quality after a complete P&R flow: its 8 open\-source designs, each evaluated at aspect ratios1:11\{:\}1and2:12\{:\}1, form 16 tasks scored by routed PPA, wirelength, and DRC violations rather than by a pre\-route wirelength proxy alone\.

Baselines\.On PlaceReasoner\-Bench, we compare against four representative existing approaches: DREAMPlace 4\.0\([Liao et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib1)\), a GPU\-accelerated analytical placer; RTL\-MP\([Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2)\), a hierarchy\- and dataflow\-aware placer; ChiPFormer\([Lai et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib4)\), an offline RL method; and a conventional simulated\-annealing \(SA\) packing baseline\([Cheng et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib22)\)\. Each baseline is run with the hyper\-parameters reported in its original paper\([Liao et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib1);[Cheng et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib22);[Kahng et al\., 2022](https://arxiv.org/html/2609.21263#bib.bib2);[Lai et al\., 2023](https://arxiv.org/html/2609.21263#bib.bib4)\)\. Unless stated otherwise, PlaceReasoner\-Beta denotes the full system on Claude\-Opus\-4\.8, whileQwen3\-VL\-8BandQwen3\-VL\-30Bdenote the same agentic workflow and skill pack running on the corresponding open\-weight backbones, so that the gap between them isolates the effect of the backbone\. We also report two controlled ablations, both on Claude\-Opus\-4\.8:CWIremoves layout images, andCWSkeeps images but disables the skill pack\. For PlaceReasoner\-Beta, we set the budget of Germetric Checker and Physical Checker to 3, the Optimizer budget to 4, and the number of placement candidates to 5\. To account for run\-to\-run variance, every method is executed 5 times per design, and we report its best run\.

Evaluation Metrics\.On PlaceReasoner\-Bench, we report routed worst negative slack \(WNS\), total negative slack \(TNS\), design\-rule\-check \(DRC\) violations, routed wirelength, total power, and chip area\. A run counts only once detailed routing succeeds; timeouts and tool failures are recorded as failed runs rather than replaced with pre\-route estimates\. We further report the wall\-clock runtime of every method and, for the agentic ones, the total token usage, so that placement quality can be weighed against its compute cost\.

Evaluation Framework\.We evaluate PlaceReasoner\-Beta along four complementary dimensions that capture bothplacement effectivenessand the mechanisms underlying agentic reasoning\.*\(1\) Placement quality*: We evaluate routed PPA and DRC violations on PlaceReasoner\-Bench, using post\-route outcomes as the primary measure of macro\-placement quality rather than pre\-route proxy objectives\.*\(2\) Visual grounding*: We assess whether explicit layout perception contributes to placement quality through aCWIablation that removes the floorplan image while preserving the remaining design context, thereby quantifying the benefit of visual reasoning, particularly for macro orientation and spatial relationships\.*\(3\) Exploration robustness*: We examine the quality distribution across the five candidates generated in each run, evaluating whether PlaceReasoner\-Beta consistently produces strong solutions rather than relying on a single favorable sample\.*\(4\) Iterative refinement*: We track the optimization trajectory across successive feedback loops to determine whether the agent can systematically improve placement quality using geometric, early physical, and post\-route feedback\. We additionally report runtime and token consumption to characterize the computational cost of agentic reasoning, and perform aCWSablation that removes the shared skill pack to isolate the contribution of explicitly encoded placement expertise and EDA\-tool knowledge\.

## 5\.Evaluation Results and Analysis

Table 2\.Post\-route results for four representative designs at the square \(1:11\{:\}1\) aspect ratio; the remaining four designs are reported in the appendix\. “–” denotes an unavailable metric and failure states indicate that detailed routing did not complete\. Winner \# reports the one\-based winner positionk/Nk/NwithN=5N=5, and is undefined for the pure\-modelQwen3\-VL\-8BandQwen3\-VL\-30Brows, which report the single selected candidate\. Runtime is macro\-placement time for the classical baselines and summed model\-driver time for the agent variants; Token Usage is the total of model input and output tokens\. For ariane133,Qwen3\-VL\-30Bleft 18,166 residual violations, so its timing numbers are extracted from a non\-converged routing and are not comparable with the clean rows\.Table 3\.Post\-route results for four representative designs at the elongated \(2:12\{:\}1\) aspect ratio; the remaining four designs are reported in the appendix\. “–” denotes an unavailable metric and failure states indicate that detailed routing did not complete\. Winner \# reports the one\-based positionk/Nk/Nof the selected candidate among theN=5N=5trials of that run\. Runtime and Token Usage are the summed model\-driver time and the total of model input and output tokens, and are reported for the model\-driven flows \(CWI,CWS,PlaceReasoner, and the two Qwen baselines\); the non\-LLM baselines incur no model cost\.### 5\.1\.Post\-Route Placement Quality: Different Aspect Ratios and Analysis

Tables[2](https://arxiv.org/html/2609.21263#S5.T2)and[3](https://arxiv.org/html/2609.21263#S5.T3)report routed WNS, TNS, DRC violations, wirelength, power, and area for four representative designs at1:11\{:\}1and2:12\{:\}1aspect ratios, respectively\. Complete results for all eight designs are provided in the appendix \(Tables[6](https://arxiv.org/html/2609.21263#S7.T6)and[7](https://arxiv.org/html/2609.21263#S7.T7)\)\. We compare PlaceReasoner\-Beta with four classical baselines; theCWIandCWSablations are discussed separately\. Three findings stand out\.\(i\) Better PPA:Among DRC\-clean runs, PlaceReasoner\-Beta achieves the best timing on all eight1:11\{:\}1tasks and six of eight2:12\{:\}1tasks, without sacrificing power or area\.\(ii\) Better wirelength:It also reduces routed wirelength on most tasks, despite never explicitly optimizing wirelength, suggesting that geometric reasoning can improve downstream routing quality beyond the proxy objective\.\(iii\) Better routability:PlaceReasoner\-Beta is the only method that produces a routable layout with at most two DRC violations on all 16 tasks\. We first examine the1:11\{:\}1tasks in detail, then highlight how performance changes under the more challenging2:12\{:\}1geometry, and finally analyze why the reasoning\-driven approach produces these gains\.

#### 5\.1\.1\.Square \(1:11\{:\}1\) Tasks

PPA are superior\.Table[2](https://arxiv.org/html/2609.21263#S5.T2)shows thatPlaceReasoner\-Beta achieves the best WNS and TNS among all DRC\-clean baseline runs on all eight designs\. The advantage is largest when macro placement strongly constrains the design\. Onariane133, it achieves−0\.02\-0\.02/−0\.35\-0\.35ns versus−0\.10\-0\.10/−4\.60\-4\.60ns for RTL\-MP and−0\.04\-0\.04/−4\.61\-4\.61ns for ChiPFormer, a92\.4%92\.4\\%TNS reduction over the strongest baseline\. Onvga\_lcd, it reduces TNS from−498\.02\-498\.02ns \(RTL\-MP\) to−37\.73\-37\.73ns\. We usebp\_beas an exemplary case to illustrate how placement drives downstream quality \(Fig\.[4](https://arxiv.org/html/2609.21263#S5.F4)\)\. Specifically, DREAMPlace and SA complete routing but produce63,39363\{,\}393and37,69537\{,\}695DRC violations, respectively, making their layouts physically invalid\. Among DRC\-clean baselines, RTL\-MP and ChiPFormer achieve WNS/TNS of−0\.28\-0\.28/−23\.54\-23\.54ns and−0\.58\-0\.58/−54\.00\-54\.00ns, whereasPlaceReasoner\-Betaimproves them to−0\.13\-0\.13/−9\.42\-9\.42ns, reducing WNS/TNS deficits by53\.6%53\.6\\%/60\.0%60\.0\\%over RTL\-MP and77\.6%77\.6\\%/82\.6%82\.6\\%over ChiPFormer\. The invalid layouts are visibly congested: DREAMPlace concentrates macros in the right half of the core \(Fig\.[4](https://arxiv.org/html/2609.21263#S5.F4)\(c\)\), while ChiPFormer \(Fig\.[4](https://arxiv.org/html/2609.21263#S5.F4)\(b\)\) and RTL\-MP \(Fig\.[4](https://arxiv.org/html/2609.21263#S5.F4)\(d\)\) place them internally, fragmenting the standard\-cell region\. In contrast,PlaceReasoner\-Betaarranges macros along the die edges \(Fig\.[4](https://arxiv.org/html/2609.21263#S5.F4)\(i\)\), preserving a contiguous standard\-cell region and open routing channels; the resulting routed layout is shown in Fig\.[4](https://arxiv.org/html/2609.21263#S5.F4)\(j\)\.

Across all eight designs, PlaceReasoner\-Beta reduces TNS by57\.6%57\.6\\%on average relative to the strongest baseline per design, and by61\.2%61\.2\\%relative to the four\-baseline fieldwhen counting only runs within the1,0001\{,\}000\-violation DRC budget \(Fig\.[3](https://arxiv.org/html/2609.21263#S5.F3), left\)\. The first metric measures improvement over the best available competitor, while the second captures improvement over the overall baseline field\. Total power is lower than RTL\-MP on six designs and equal onethernet, with only a minor regression onswerv\_wrapper\(0\.2430\.243vs\.0\.2390\.239W,\+1\.7%\+1\.7\\%\)\. Post\-route area is also the smallest among DRC\-clean baselines on all eight designs, e\.g\.,238,089238\{,\}089μ\\mum2onbp\_beversus240,519240\{,\}519μ\\mum2for RTL\-MP and243,411243\{,\}411μ\\mum2for ChiPFormer\. Gains are smaller onVeriGPUandethernet, where macros occupy only30\.5%30\.5\\%and14\.2%14\.2\\%of core area, leaving downstream optimization more freedom to recover from mediocre macro placement\.

Wirelength improves despite never being optimized\.Although PlaceReasoner\-Beta never optimizes wirelength, its routed wirelength is shorter than RTL\-MP on six of eight designs \(up to8\.2%8\.2\\%onswerv\_wrapperand6\.7%6\.7\\%onariane81\) and shorter than ChiPFormer on seven of eight \(up to25\.1%25\.1\\%onariane81\) \(Fig\.[3](https://arxiv.org/html/2609.21263#S5.F3), right\)\. The contrast with DREAMPlace is particularly striking: despite directly minimizing an analytical wirelength objective, its routed wirelength is3737–97%97\\%longer on the five completed designs, e\.g\.,3\.81×1063\.81\\times 10^\{6\}versus2\.29×1062\.29\\times 10^\{6\}μ\\mum onbp\_be\. Its wirelength\-optimal macro positions can force routing detours and via stacks that pre\-route objectives do not capture\.Thus, optimizing a wirelength proxy does not necessarily improve routed wirelength; respecting routability and dataflow structure can improve it as a by\-product\.

DRC & routability\.PlaceReasoner\-Beta is DRC\-clean on all1:11\{:\}1designs\. RTL\-MP leaves 14 and 45 violations onethernetandvga\_lcd; SA is clean only onbp\_fe, leaves27,60927\{,\}609–80,22380\{,\}223violations elsewhere, and fails onariane81\. DREAMPlace times out on three designs and leaves30,69930\{,\}699–65,34065\{,\}340violations on the five it completes\. ChiPFormer matches our DRC record, but at substantial timing cost, with TNS reaching−2103\-2103ns onariane81and−1384\-1384ns onswerv\_wrapper\. That is, it achieves legality through conservative placements that do not adequately preserve timing\.

#### 5\.1\.2\.Elongated \(2:12\{:\}1\) Tasks

Table[3](https://arxiv.org/html/2609.21263#S5.T3)shows that the elongated core is substantially harder: no classical baseline routes all eight designs with fewer than 10 DRC violations\. Detailed routing fails outright on five of eight designs for DREAMPlace, four for SA, and one for ChiPFormer, and several completed runs remain DRC\-invalid, with up to62,83262\{,\}832violations\.PlaceReasoner\-Beta is the only method that routes all eight designs with at most two DRC violations, with five completely DRC\-clean and the remaining three having only one or two violations\. In contrast, the worst cases reach1,4211\{,\}421,1,4561\{,\}456, and62,83262\{,\}832violations for RTL\-MP, ChiPFormer, and DREAMPlace, respectively\. Among baseline runs that complete within the1,0001\{,\}000\-violation DRC budget,PlaceReasoner\-Beta achieves the best TNS on six of eight designs, reducing TNS by44\.3%44\.3\\%relative to the strongest surviving baseline and53\.0%53\.0\\%relative to the four\-baseline field \(Fig\.[6](https://arxiv.org/html/2609.21263#S5.F6)\)\. On the two exceptions, the differences are small but come with worse routability: ChiPFormer achieves−0\.21\-0\.21ns onbp\_feversus−0\.23\-0\.23ns for PlaceReasoner\-Beta but with five DRC violations, while RTL\-MP reaches−29\.70\-29\.70ns onvga\_lcdversus−33\.13\-33\.13ns with 171 violations, compared with only one for PlaceReasoner\-Beta\.

The key difference between the two aspect ratios isreliability rather than simply timing margin\. Failed routing runs increase from4/324/32at1:11\{:\}1to10/3210/32at2:12\{:\}1, while even RTL\-MP drops from six to four DRC\-clean designs\. PlaceReasoner\-Beta, in contrast, routes all eight designs at both aspect ratios with at most two violations\. Thus, under elongated geometries, the primary benefit of explicit spatial reasoning is improved legality and routability, the properties most stressed when the floorplan becomes asymmetric\. We useariane133as an exemplary case to show this advantage \(Fig\.[5](https://arxiv.org/html/2609.21263#S5.F5)\)\. DREAMPlace times out and SA fails during global placement, while RTL\-MP and ChiPFormer complete routing with WNS/TNS of−0\.12\-0\.12/−25\.29\-25\.29ns and−0\.39\-0\.39/−620\-620ns, respectively\.PlaceReasoner\-Betaimproves these to−0\.02\-0\.02/−0\.08\-0\.08ns, a99\.7%99\.7\\%TNS reduction over RTL\-MP, while also reducing routed wirelength by5\.7%5\.7\\%and19\.6%19\.6\\%relative to the two baselines\. The layouts reveal why: SA \(Fig\.[5](https://arxiv.org/html/2609.21263#S5.F5)\(a\)\) and DREAMPlace \(Fig\.[5](https://arxiv.org/html/2609.21263#S5.F5)\(c\)\) leave macros clustered in the interior, creating severe congestion, while ChiPFormer \(Fig\.[5](https://arxiv.org/html/2609.21263#S5.F5)\(b\)\) scatters them across the upper core and suffers extreme timing degradation\. RTL\-MP places most macros along the top and left edges \(Fig\.[5](https://arxiv.org/html/2609.21263#S5.F5)\(d\)\), but onlyPlaceReasoner\-Betaorganizes them into two bands along the short peripheries \(Fig\.[5](https://arxiv.org/html/2609.21263#S5.F5)\(i\)\), preserving a continuous standard\-cell region across the die \(see the routed result shown in Fig\.[5](https://arxiv.org/html/2609.21263#S5.F5)\(j\)\)\.

As at1:11\{:\}1, gains are smaller for macro\-sparse designs such asVeriGPUandethernet, with23\.0%23\.0\\%and17\.3%17\.3\\%TNS reductions over RTL\-MP\. Unlike the square tasks, however,2:12\{:\}1provides no additional wirelength or power advantage: PlaceReasoner\-Beta has shorter routed wirelength on three of eight designs and is essentially tied overall \(geometric\-mean ratio0\.9980\.998\), while power is lower on three\. Since neither metric is directly optimized, the elongated geometry leaves less freedom to improve timing, routability, and other post\-route objectives simultaneously\.The key gain is therefore robust timing closure and routability, achieved without sacrificing overall wirelength or power\.

Figure 3\.Performance improvement of PlaceReasoner\-Beta on post\-route quality on the square \(1:11\{:\}1\) tasks: best\- vs\. worst\-case improvement over the baselines, per design\.Left:TNS;right:routed wirelength\. For each design the*best case*\(green\) is the improvement over the weakest baseline and the*worst case*\(orange\) over the strongest; the shaded band spans the two\. Improvement is\(\|xbase\|−\|xpr\|\)/max⁡\(\|xbase\|,\|xpr\|\)\(\\lvert x\_\{\\text\{base\}\}\\rvert\-\\lvert x\_\{\\textsc\{pr\}\}\\rvert\)/\\max\(\\lvert x\_\{\\text\{base\}\}\\rvert,\\lvert x\_\{\\textsc\{pr\}\}\\rvert\)\. That is,\+100%\+100\\%meansPlaceReasoner\-Betadrives the metric to zero and positive values \(green zone\) mean it is better\. AlthoughPlaceReasoner\-Betanever optimizes wirelength, it still shortens it over the baselines on most designs\.![Refer to caption](https://arxiv.org/html/2609.21263v1/bp_be_all_method_cr.png)Figure 4\.Macro placements produced by different methods onbp\_beat aspect ratio1:11\{:\}1, each annotated with the post\-route TNS and DRC count it leads to; \(j\) is the routed layout obtained from the placement in \(i\)\. \(a\) SA and \(c\) DREAMPlace spread macros over the core interior and leave narrow, irregular gaps between them and the die boundary; the router cannot absorb the standard cells there, yielding37,69537\{,\}695and63,39363\{,\}393violations \(in \(c\), red marks the congested region\)\. \(b\) ChiPFormer and \(d\) RTL\-MP route DRC\-clean, but their interior macro columns cut the standard\-cell area into disconnected strips, and timing stalls at−54\-54and−23\.54\-23\.54ns\. \(i\) PlaceReasoner\-Beta instead pushes every macro against the periphery in a single contiguous column, preserving one large standard\-cell region and clear routing channels, and reaches−9\.42\-9\.42ns with zero violations\. The same effect is visible across backbones: \(f\) Qwen3\-VL\-30B also drives the macros to the periphery and reaches−13\.28\-13\.28ns, whereas \(e\) Qwen3\-VL\-8B leaves them fragmented in the interior and stalls at−28\.59\-28\.59ns\. Panels \(g\) and \(h\) are theCWSandCWIablations, discussed in the ablation study\.![Refer to caption](https://arxiv.org/html/2609.21263v1/ariane133_ar2_qwen30B_v2.png)Figure 5\.Macro placements onariane133at aspect ratio2:12\{:\}1, annotated with the post\-route TNS and DRC count each leads to; \(j\) is the routed layout of \(i\), and “failed” marks runs whose detailed routing did not complete\. The elongated core is unforgiving: five of the nine placements never route\. \(a\), \(c\) and \(f\) leave the macros in a dense interior cluster \(in \(c\), red marks the congested region\), while \(b\) and \(e\) fragment the standard\-cell area into disconnected strips; only ChiPFormer routes, at−620\-620ns\. \(d\) RTL\-MP is the strongest baseline, holding an L\-shaped ring along the left and bottom edges and reaching−25\.29\-25\.29ns DRC\-clean\. \(i\)PlaceReasoner\-Betainstead packs the macros into two bands against the short peripheries, leaving one uninterrupted standard\-cell region across the die, and reaches−0\.08\-0\.08ns with zero violations\. Panels \(g\) and \(h\) are theCWSandCWIablations, discussed in the ablation study\.
#### 5\.1\.3\.Why Does PlaceReasoner\-Beta Work Better?

Figs\.[3](https://arxiv.org/html/2609.21263#S5.F3)and[4](https://arxiv.org/html/2609.21263#S5.F4)suggest a common mechanism: PlaceReasoner\-Beta produces macro arrangements that preserve the geometric structures favored by downstream physical design\. The analytical and annealing baselines tend to place macros in the core interior, creating narrow, irregular slivers of standard\-cell area between macros and along the die boundary\. These regions are difficult to fill and route, leading to congestion, detours, and ultimately the DRC violations reported in Tables[2](https://arxiv.org/html/2609.21263#S5.T2)and[3](https://arxiv.org/html/2609.21263#S5.T3)\. In contrast, PlaceReasoner\-Beta places macros along the periphery, keeps related clusters contiguous with consistent orientations, and preserves a large, connected standard\-cell region\. This geometry naturally reduces routing bottlenecks, provides more flexibility for timing\-critical cell placement, and shortens routing detours, explaining the observed gains in DRC, WNS/TNS, and, as a by\-product, routed wirelength and power\. These behaviors reflect established expert placement principles\([Pujari, 2020](https://arxiv.org/html/2609.21263#bib.bib6)\), which the skill pack expresses as explicit reasoning rules rather than a scalar optimization term\. The VLM enables this reasoning by grounding decisions in the floorplan image\. It can recognize which regions remain available, identify narrowing channels, detect fragmented clusters, and revise placements in response to checker feedback\. In contrast, analytical placers must encode such structural preferences indirectly through differentiable objectives; as the DREAMPlace results illustrate, minimizing a wirelength proxy does not guarantee a geometrically or physically favorable routed design\.

Figure 6\.Post\-route improvement of PlaceReasoner\-Beta on the elongated \(2:12\{:\}1\) tasks: best\- vs\. worst\-case improvement over the four classical baselines, per design\.Left:TNS;right:routed wirelength\. For each design, the*best case*\(green\) is the improvement over the weakest baseline and the*worst case*\(orange\) over the strongest; the shaded band spans the two\. Improvement is\(\|xbase\|−\|xpr\|\)/max⁡\(\|xbase\|,\|xpr\|\)\(\\lvert x\_\{\\text\{base\}\}\\rvert\-\\lvert x\_\{\\textsc\{pr\}\}\\rvert\)/\\max\(\\lvert x\_\{\\text\{base\}\}\\rvert,\\lvert x\_\{\\textsc\{pr\}\}\\rvert\), so\+100%\+100\\%means the metric is driven to zero and positive values \(green zone\) mean PlaceReasoner\-Beta is better\. A baseline that fails to route, or routes with more than10,00010\{,\}000DRC violations, counts as a failed run: for TNS it scores a full\+100%\+100\\%win, which is why the best\-case curve saturates; for wirelength it is excluded instead, andswerv\_wrappertherefore drops from that panel because no baseline survives\. Hollow markers onbp\_feandvga\_lcdmark the two designs where the strongest baseline attains marginally better TNS but with more DRC violations than our run\. Timing therefore improves on six of the eight designs, with a mean worst\-case gain of\+44\.3%\+44\.3\\%, while routed wirelength is on par with the strongest baseline\.

### 5\.2\.Visual Grounding: Macro Orientation and Pin\-Side Alignment

Macro placement is defined by both position and orientation\. A key expert principle is to orient each macro so that its pin side faces the standard\-cell logic it communicates with, rather than a die boundary or the back of a neighboring macro\([Pujari, 2020](https://arxiv.org/html/2609.21263#bib.bib6)\)\. This is where reasoning over layout geometry can outperform objective\-driven optimization: flipping a macro may leave wirelength and density objectives nearly unchanged, yet determine whether its pins face usable routing resources or a physical obstruction\. Fig\.[8](https://arxiv.org/html/2609.21263#S5.F8)shows this distinction by usingbp\_feat2:12\{:\}1as an example, with each macro’s pin side highlighted\.PlaceReasoner\-Beta is the only method that correctly aligns the pin sides of all macros\. It divides the macros into left and right groups and mirrors their orientations, directing all pins toward the central standard\-cell corridor\. In contrast, SA scatters macros through the core with inconsistent orientations and produces20,47920\{,\}479DRC violations\. ChiPFormer packs the macros into an abutting block with uniform orientations, causing pins on the outer columns to face the boundary or neighboring macros\. RTL\-MP orients the main column appropriately but leaves the top\-right macro facing the boundary and creates a large dead region\. Even the Qwen3\-VL backbones, despite producing sensible macro locations, assign a common orientation to the macros, suggesting that they capture*where*macros belong more readily than*which way*they should face\.

Correct orientation enables multiple physical objectives to be satisfied simultaneously\. ChiPFormer achieves the best baseline timing \(−0\.21\-0\.21ns WNS\) but leaves five DRC violations and no clear routing channel; SA is highly DRC\-invalid; and RTL\-MP is DRC\-clean but has27×27\\timesworse TNS \(−6\.12\-6\.12ns\), partly due to its dead region and misoriented macro\.PlaceReasoner\-Beta achieves−0\.23\-0\.23ns WNS with zero violations, remaining within0\.020\.02ns of the best timing while preserving both routability and pin\-side alignment\. This example highlights the advantage of multimodal reasoning:pin orientation, dataflow locality, and routing space can be evaluated jointly in the layout, whereas they are difficult to express through a single scalar objective\. Fig\.[9](https://arxiv.org/html/2609.21263#S5.F9)shows the remaining 15 benchmark tasks, where the same pattern recurs: PlaceReasoner\-Beta places macro groups near the periphery and orients their pin sides toward the standard\-cell regions they serve\.

### 5\.3\.Exploration Robustness: Candidate Spread and PPA Variance

PlaceReasoner\-Beta deliberately explores multiple placement hypotheses rather than committing to a single solution\. For each design, the planner generatesN=5N=5structurally distinct candidates, which are screened by the checkers and post\-route optimizer to select the best verified solution\. Candidate variation therefore represents*search breadth*rather than method instability: exploring alternative macro organizations is how the framework discovers high\-quality layouts\. Tables[4](https://arxiv.org/html/2609.21263#S5.T4)and[5](https://arxiv.org/html/2609.21263#S5.T5)quantify this behavior across 80 candidate runs \(88designs×\\times22aspect ratios×\\times55candidates\)\. Of these, 68 complete routing and 42 are DRC\-clean\. The variation is strongly metric\-dependent\. Timing varies substantially across candidates, with mean CVs of80\.4%80\.4\\%for TNS and43\.7%43\.7\\%for WNS, whereas power and area are nearly invariant, with mean CVs of only1\.56%1\.56\\%and0\.27%0\.27\\%and maxima of5\.3%5\.3\\%and1\.0%1\.0\\%, respectively\.Thus, macro placement provides substantial leverage over timing but limited leverage over power and area, motivating candidate generation and screening rather than one\-shot placement\.

Fig\.[7](https://arxiv.org/html/2609.21263#S5.F7)illustrates this behavior forbp\_beat1:11\{:\}1, using RTL\-MP as the classical reference\. The five candidates span−9\.42\-9\.42to−27\.27\-27\.27ns TNS, a2\.9×2\.9\\timesrange, while area varies by less than1%1\\%and power by4\.2%4\.2\\%; all five are DRC\-clean\. Individual candidates can underperform the baseline, as expected in exploratory search, but the selection mechanism identifiesasym\_5\_3as the strongest candidate, improving TNS, WNS, power, and area by60\.0%60\.0\\%,53\.6%53\.6\\%,4\.1%4\.1\\%, and1\.0%1\.0\\%, respectively\.Importantly, the benefit comes from structured exploration rather than a single favorable sample: four of five candidates already outperform RTL\-MP on both timing metrics, while all five match or improve its power and area\. This pattern is consistent across the benchmark, with PlaceReasoner\-Beta achieving the best timing among DRC\-clean baselines for all eight square designs without increasing power or area\.

Table 4\.Which post\-route metrics macro placement actually moves, aggregated over the 16 benchmark cells of Table[5](https://arxiv.org/html/2609.21263#S5.T5)\. “range%” is the candidate spread\(max−min\)/\|mean\|\(\\max\-\\min\)/\|\\mathrm\{mean\}\|\. Timing varies by tens of percent between candidates of the same design, whereas power and area vary by at most a few percent\.Table 5\.Run\-to\-run PPA variance of PlaceReasoner on PlaceReasoner\-Bench\. Statistics are taken over theN=5N=5placement candidates the planner generates for each design, using only those that complete detailed routing; “routed” counts them and “clean” how many of those are DRC\-clean\.CV%=100​std/\|mean\|\\mathrm\{CV\}\\%=100\\,\\mathrm\{std\}/\|\\mathrm\{mean\}\|\. Timing spreads widely across candidates while power and area stay within a few percent, which is why candidate selection is part of the workflow\.Figure 7\.PPA of the five structurally distinct macro placements PlaceReasoner\-Beta explores forbp\_beat aspect ratio1:11\{:\}1, against RTL\-MP \(dashed\), the strongest classical baseline on this design; the dark bar is the candidate the workflow selects\. Timing is plotted as a magnitude, so lower is better in every panel\. The candidates differ by a factor of2\.92\.9in TNS but by under1%1\\%in area and4\.2%4\.2\\%in power, and all five are DRC\-clean\. Every candidate is at least as good as RTL\-MP in area and power, and four of five are better in TNS and WNS, so the advantage does not depend on which candidate is selected\.![Refer to caption](https://arxiv.org/html/2609.21263v1/bp_fe_ar2_pin_cr.png)Figure 8\.Macro placements ofbp\_feat aspect ratio2:12\{:\}1, with each macro’s pin side marked by the dark bar on its edge; green and red bands are the I/O pins on the die boundary, and \(j\) is the routed layout of \(i\)\. Only \(i\)PlaceReasoner\-Betaturns every pin side toward the standard\-cell region: it mirrors the orientation of the two macro groups so that the left group faces right and the right group faces left, both onto the central corridor\. \(a\) SA orients macros inconsistently across a scattered interior placement \(20,47920\{,\}479violations\); \(b\) ChiPFormer packs one abutting block with uniformly oriented columns, so the left column faces the die boundary and the right column faces the back of the left, and it leaves55violations; \(d\) RTL\-MP orients its main column inward but leaves the top\-right macro facing the boundary beside a large dead region; \(c\) DREAMPlace does not complete routing\. \(e\)–\(f\)Qwen3\-VL\-8BandQwen3\-VL\-30B, and \(g\)–\(h\) the two ablations, apply a single orientation to every macro, so their left\-hand macros face outward\.![Refer to caption](https://arxiv.org/html/2609.21263v1/layout_all_cr.png)Figure 9\.Macro placements produced by PlaceReasoner\-Beta on the remaining 15 PlaceReasoner\-Bench tasks, with each macro’s pin side marked: \(a\)–\(h\) the eight designs at aspect ratio1:11\{:\}1and \(i\)–\(o\) seven of them at2:12\{:\}1;bp\_feat2:12\{:\}1is the case of Fig\.[8](https://arxiv.org/html/2609.21263#S5.F8)and is not repeated here\. Across designs and aspect ratios, the macros are grouped against the periphery and each group is oriented so that its pin side faces the standard\-cell region it serves, leaving that region contiguous\.
### 5\.4\.Iterative Refinement: The Post\-Route Optimization Trajectory

The candidate search mentioned above concludes with the post\-route optimizer, which receives routed feedback from the best base candidate and can perform up to four additional rounds of macro rearrangement\. Fig\.[10](https://arxiv.org/html/2609.21263#S5.F10)traces these rounds across four designs and both aspect ratios, showing the incumbent layout, the solution that would be selected after each iteration, normalized to the initial plan\. Only macro positions and orientations are modified; standard\-cell placement, CTS, routing, and timing repair remain fixed, ensuring that improvements arise solely from macro\-level refinement\. The optimizer improves the incumbent in11 of 16 cases, with gains often extending beyond the first round\. Forvga\_lcdat1:11\{:\}1, it widens inter\-column routing channels from44to18,μ18,\\mum over two rounds, reducing TNS by29\.4%29\.4\\%and WNS by8\.1%8\.1\\%while remaining DRC\-clean\. Onariane81at2:12\{:\}1, it discovers a four\-corner arrangement transferred from a sibling design, improving WNS/TNS from−0\.05\-0\.05/−6\.81\-6\.81ns to−0\.02\-0\.02/−0\.15\-0\.15ns, a97\.8%97\.8\\%TNS reduction\. Notably, this arrangement performed worse than the seed at1:11\{:\}1, illustrating that the agent can discover non\-local alternatives that a purely local search would miss\.

The trajectories also reveal clear limits\. Onbp\_beandswerv\_wrapperat2:12\{:\}1, no refinement survives both timing and DRC checks, so the workflow retains the base plan\. Onvga\_lcdat2:12\{:\}1, WNS improves by3\.9%3\.9\\%, but TNS degrades by49\.5%49\.5\\%, reflecting the current selection rule’s WNS\-first ranking rather than a failure to explore\. Two factors explain the diminishing returns\.First, geometric optimization is non\-monotonic: varying corridor position, width, channel width, or corner gaps often produces a local optimum near the initial arrangement, while larger moves can overshoot or violate legalization\.Second, macro placement has limited leverage when critical paths are macro\-independent\.For example, the worst paths in bothswerv\_wrapperruns are register\-to\-register paths between standard\-cell blocks; macro placement can affect them only indirectly by reshaping the standard\-cell region\. Thus, post\-route refinement provides substantial additional quality in many cases but cannot guarantee improvement\.A natural next step is critical\-path\-aware refinement that recognizes when macro\-level changes have little remaining leverage and terminates exploration accordingly\.

Figure 10\.Optimization trajectory of the post\-route optimizer on four designs at both aspect ratios\. Each curve follows the*incumbent*placement, i\.e\. the candidate the workflow would ship afterkkrounds, normalized by the base plan at iteration00; values below11are improvements and both metrics are plotted as magnitudes\. Color denotes the aspect ratio and line style the metric: solid with filled circles is WNS, dashed with open squares is TNS\. A round that loses on timing or violates the DRC gate leaves the incumbent unchanged, which is why the curves are flat in places\. The optimizer improves six of the eight runs, is unable to beat its base plan onbp\_beandswerv\_wrapperat2:12\{:\}1, and onvga\_lcdat2:12\{:\}1improves WNS while degrading TNS\.
### 5\.5\.Runtime and API Cost of PlaceReasoner\-Beta

The final two columns of Table[2](https://arxiv.org/html/2609.21263#S5.T2)quantify the computational cost of PlaceReasoner\-Beta\. IncludingN=5N=5candidate generation, checker verification, and iterative refinement, it requires601\.8601\.8–847\.6847\.6s per design \(mean733733s,∼\\sim12 minutes\), compared with48\.048\.0–127\.0127\.0s for RTL\-MP \(mean9696s\) and0\.030\.03–1717s for SA, DREAMPlace, and ChiPFormer\. Token consumption ranges from175\.6175\.6k onbp\_feto386\.4386\.4k onvga\_lcd\(mean290290k/design\), increasing with macro count\. This overhead is modest relative to the physical\-design loop\.First, placement is a one\-time cost: a single downstream P&R and timing\-closure iteration can take hours, making∼\\sim12 minutes a small fraction of the overall flow\. Moreover, PlaceReasoner\-Beta does not require hundreds of optimization iterations to converge\.Second, runtime alone does not capture engineering cost\.SA completes in as little as0\.030\.03s but leaves27,60927\{,\}609–80,22380\{,\}223DRC violations on six designs, while DREAMPlace’s55–1111s include three timeouts\. A fast placement that requires substantial manual repair or fails to route provides little practical advantage\. Finally, API cost is a deployment choice rather than an inherent workflow cost: the same agent loop can run locally on an open\-weight backbone with no per\-token API charge\.

### 5\.6\.Ablation Study

Tables[2](https://arxiv.org/html/2609.21263#S5.T2)and[3](https://arxiv.org/html/2609.21263#S5.T3)report two controlled ablations:CWI, which removes layout images, andCWS, which disables the skill library\. Both retain the full agent architecture and candidate\-generation process\. Their main impact is on*iterative refinement*: without visual feedback, the model cannot inspect spatial errors, while without the skill library, it lacks explicit placement principles to guide corrections\. Consequently, both variants tend to settle on early candidates; for example,CWIselects its first candidate on four of eight designs, compared with two for the full system\.

On square tasks, removing either component generally degrades physical\-design quality\. Relative to PlaceReasoner\-Beta, routed wirelength increases on six of eight designs \(up to17\.7%17\.7\\%onbp\_fe\), post\-route area on seven, and power on five, with two ties\. Timing remains competitive: the full system achieves better TNS on five of eight designs, while the ablations occasionally select a better\-timed candidate, such as onariane81andswerv\_wrapper\. These cases highlight the role of best\-of\-five selection, where an ablation can occasionally benefit from a favorable sample\. Nevertheless, the consistent wirelength, area, and power trends indicate thatvisual grounding and encoded placement expertise provide broader and more stable benefits than timing optimization alone\. The distinction becomes sharper on the elongated2:12\{:\}1tasks, where limited routing space makes poor placement substantially harder to recover\.CWIfails detailed routing on three designs,ariane133,bp\_be, andbp\_fe, while the full system routes all eight\. Without the layout image, the model cannot reliably recognize that its placement has narrowed or blocked critical routing channels\.CWScompletes routing on all designs but suffers severe timing degradation on the hardest cases, reaching−2650\.22\-2650\.22ns TNS onariane133versus−0\.08\-0\.08ns for the full system\. This degradation reflects the absence of explicit peripheral\-placement and cluster\-locality principles needed to structure macros in constrained geometries\.

Overall, the ablations show that visual grounding and the skill library play complementary roles in the refinement loop: visual context enables the agent to perceive spatial defects, while encoded expertise provides actionable principles for correcting them\.Because both are explicit framework components rather than learned parameters, they can be extended independently without retraining the underlying VLM\.

### 5\.7\.Discussion and Future Work

PlaceReasoner\-Beta achieves these results without task\-specific training, using an agentic framework built around off\-the\-shelf VLMs, e\.g\., Claude\-Opus\-4\.8 and the open\-weight Qwen3\-VL\-8B/30B\. This training\-free property is also its main limitation and motivates the*beta*designation: the three factors that most influence placement quality, i\.e\., model capability, exploration, and placement knowledge, remain largely external to the learning loop\.Backbone\.The open\-weight models still occasionally generate overlapping or out\-of\-boundary macros, requiring Physical Checker\-based repair and consuming refinement budget\. A natural next step is to fine\-tune a local model on a layout dataset, using supervised fine\-tuning \(SFT\) for format and geometric validity followed by reinforcement learning \(RL\) with post\-route rewards\. This could improve placement generation while reducing reliance on proprietary APIs\.Exploration\.Candidates within a run remain highly correlated: even Claude\-Opus\-4\.8 often produces structurally similar arrangements, limiting the effective search space of best\-of\-NNselection\. Diversity\-aware sampling or explicit search over candidate layouts could broaden exploration and increase the probability of discovering substantially better configurations\.Placement knowledge\.The skill pack explicitly encodes human placement principles, allowing the framework to apply established strategies but also inheriting their coverage and blind spots\. Learning placement strategies directly from post\-route feedback, e\.g\., through RL using the existing checker and physical\-design rewards, could enable the system to discover strategies beyond those encoded by its designers\.Closing these three gaps, i\.e\., a stronger locally trained backbone, more deliberate exploration, and placement knowledge learned from physical\-design feedback, defines the path from the current beta framework toward a fully learning\-driven agentic placer\.

## 6\.Conclusion

We introducedPlaceReasoner\-Beta, a multi\-agent framework that reframes VLSI macro placement as a visual reasoning problem rather than black\-box optimization\. A vision\-language planner generates candidate layouts, geometric and physical checkers verify and refine them using placement principles and downstream feedback, and a post\-route optimizer further improves promising solutions using final PPA\. We also introduced PlaceReasoner\-Bench, a fully open end\-to\-end benchmark comprising 16 tasks with fixed floorplans and I/O assignments, ensuring that methods differ only in macro positions and orientations and are evaluated using routed PPA and DRC\. Across the benchmark, PlaceReasoner\-Beta achieves the best timing among DRC\-clean methods on every square task and is the only approach to route all elongated tasks with at most two DRC violations\. It also improves routed wirelength despite never explicitly optimizing it\. Because its reasoning, placement knowledge, and verification mechanisms are explicit framework components rather than learned parameters, PlaceReasoner\-Beta is directly inspectable, extensible, and correctable without retraining\. Together, PlaceReasoner\-Beta and PlaceReasoner\-Bench provide a foundation for developing and systematically evaluating reasoning\-driven approaches to next\-generation VLSI physical design\.

## References

- Agnesinaet al\.\(2023\)A\. Agnesina, P\. Rajvanshi, T\. Yang, G\. Pradipta, A\. Jiao, B\. Keller, B\. Khailany, and H\. RenAutodmp: automated dreamplace\-based macro placement\.InProceedings of the 2023 International Symposium on Physical Design,pp\. 149–157\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Ajayi and Blaauw \(2019\)T\. Ajayi and D\. BlaauwOpenroad: toward a self\-driving, open\-source digital layout implementation tool chain\.InProceedings of Government Microcircuit Applications and Critical Technology Conference,Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p5.1),[§3\.3](https://arxiv.org/html/2609.21263#S3.SS3.p2.1),[§4](https://arxiv.org/html/2609.21263#S4.p2.1)\.
- Anthropic \(2026\)AnthropicIntroducing claude opus 4\.8\.Note:[https://www\.anthropic\.com/news/claude\-opus\-4\-8](https://www.anthropic.com/news/claude-opus-4-8)Accessed: 2026\-07\-29Cited by:[§4](https://arxiv.org/html/2609.21263#S4.p1.1)\.
- Baiet al\.\(2025\)S\. Bai, Y\. Cai, R\. Chen, K\. Chen, X\. Chen, Z\. Cheng, L\. Deng, W\. Ding, C\. Gao, C\. Ge,et al\.Qwen3\-vl technical report\.arXiv preprint arXiv:2511\.21631\.Cited by:[§4](https://arxiv.org/html/2609.21263#S4.p1.1)\.
- Changet al\.\(2000\)Y\. Chang, Y\. Chang, G\. Wu, and S\. WuB\*\-trees: a new representation for non\-slicing floorplans\.InProceedings of the 37th annual design automation conference,pp\. 458–463\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Chenet al\.\(2024\)B\. Chen, Z\. Xu, S\. Kirmani, B\. Ichter, D\. Sadigh, L\. Guibas, and F\. XiaSpatialvlm: endowing vision\-language models with spatial reasoning capabilities\.InProceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition,pp\. 14455–14465\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p3.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Chenet al\.\(2008\)T\. Chen, Z\. Jiang, T\. Hsu, H\. Chen, and Y\. ChangNTUplace3: an analytical placer for large\-scale mixed\-size designs with preplaced blocks and density constraints\.IEEE Transactions on Computer\-Aided Design of Integrated Circuits and Systems27\(7\),pp\. 1228–1240\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Chenget al\.\(2018\)C\. Cheng, A\. B\. Kahng, I\. Kang, and L\. WangReplace: advancing solution quality and routability validation in global placement\.IEEE Transactions on Computer\-Aided Design of Integrated Circuits and Systems38\(9\),pp\. 1717–1730\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Chenget al\.\(2023\)C\. Cheng, A\. B\. Kahng, S\. Kundu, Y\. Wang, and Z\. WangAssessment of reinforcement learning for macro placement\.InProceedings of the 2023 International Symposium on Physical Design,pp\. 158–166\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§4](https://arxiv.org/html/2609.21263#S4.p2.1),[§4](https://arxiv.org/html/2609.21263#S4.p4.1)\.
- Choi and Bazargan \(2003\)W\. Choi and K\. BazarganHierarchical global floorplacement using simulated annealing and network flow area migration\.In2003 Design, Automation and Test in Europe Conference and Exhibition,pp\. 1104–1105\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Chuanget al\.\(2010\)Y\. Chuang, G\. Nam, C\. J\. Alpert, Y\. Chang, J\. Roy, and N\. ViswanathanDesign\-hierarchy aware mixed\-size placement for routability optimization\.In2010 IEEE/ACM International Conference on Computer\-Aided Design \(ICCAD\),pp\. 663–668\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Ekpanyaponget al\.\(2004\)M\. Ekpanyapong, J\. R\. Minz, T\. Watewai, H\. S\. Lee, and S\. K\. LimProfile\-guided microarchitectural floorplanning for deep submicron processor design\.InProceedings of the 41st annual Design Automation Conference,pp\. 634–639\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Genget al\.\(2024\)Z\. Geng, J\. Wang, Z\. Liu, S\. Xu, Z\. Tang, M\. Yuan, J\. Hao, Y\. Zhang, and F\. WuReinforcement learning within tree search for fast macro placement\.InForty\-first International Conference on Machine Learning,Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Heet al\.\(2020\)Z\. He, Y\. Ma, L\. Zhang, P\. Liao, N\. Wong, B\. Yu, and M\. D\. WongLearn to floorplan through acquisition of effective local search heuristics\.In2020 IEEE 38th International Conference on Computer Design \(ICCD\),pp\. 324–331\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Honget al\.\(2024\)W\. Hong, W\. Wang, Q\. Lv, J\. Xu, W\. Yu, J\. Ji, Y\. Wang, Z\. Wang, Y\. Dong, M\. Ding,et al\.Cogagent: a visual language model for gui agents\.In2024 IEEE/CVF Conference on Computer Vision and Pattern Recognition \(CVPR\),pp\. 14281–14290\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p3.1)\.
- Hsuet al\.\(2014\)M\. Hsu, Y\. Chen, C\. Huang, S\. Chou, T\. Lin, T\. Chen, and Y\. ChangNTUplace4h: a novel routability\-driven placement algorithm for hierarchical mixed\-size circuit designs\.IEEE Transactions on Computer\-Aided Design of Integrated Circuits and Systems33\(12\),pp\. 1914–1927\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Kahnget al\.\(2026\)A\. B\. Kahng, S\. Kundu, and B\. PramanikMAGE: human\-like macro placement via agentic multimodal reasoning\.arXiv preprint arXiv:2607\.18536\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Kahnget al\.\(2011\)A\. B\. Kahng, J\. Lienig, I\. L\. Markov, and J\. HuVLSI physical design: from graph partitioning to timing closure\.Vol\.312,Springer\.Cited by:[§2\.1](https://arxiv.org/html/2609.21263#S2.SS1.p1.1)\.
- Kahnget al\.\(2022\)A\. B\. Kahng, R\. Varadarajan, and Z\. WangRTL\-mp: toward practical, human\-quality chip planning and macro placement\.InProceedings of the 2022 International Symposium on Physical Design,pp\. 3–11\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§1](https://arxiv.org/html/2609.21263#S1.p2.1),[§2\.1](https://arxiv.org/html/2609.21263#S2.SS1.p1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p5.1),[§3\.1](https://arxiv.org/html/2609.21263#S3.SS1.p3.1),[§4](https://arxiv.org/html/2609.21263#S4.p4.1)\.
- Kahnget al\.\(2023\)A\. B\. Kahng, R\. Varadarajan, and Z\. WangHier\-rtlmp: a hierarchical automatic macro placer for large\-scale complex ip blocks\.IEEE Transactions on Computer\-Aided Design of Integrated Circuits and Systems43\(5\),pp\. 1552–1565\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p5.1)\.
- Laiet al\.\(2023\)Y\. Lai, J\. Liu, Z\. Tang, B\. Wang, J\. Hao, and P\. LuoChipformer: transferable chip placement via offline decision transformer\.InInternational Conference on Machine Learning,pp\. 18346–18364\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1),[§4](https://arxiv.org/html/2609.21263#S4.p4.1)\.
- Laiet al\.\(2022\)Y\. Lai, Y\. Mu, and P\. LuoMaskplace: fast chip placement via reinforced visual representation learning\.Advances in Neural Information Processing Systems35,pp\. 24019–24030\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Liet al\.\(2026\)Q\. Li, R\. Chen, Q\. Cheng, C\. Wang, S\. Tang, C\. Ho, D\. Z\. Pan, T\. Lan, and W\. CaoPDAGENT\-bench: characterizing, grounding, and architecting llm/vlm agents for vlsi physical design\.arXiv preprint arXiv:2606\.17253\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p5.1)\.
- Liaoet al\.\(2022\)P\. Liao, S\. Liu, Z\. Chen, W\. Lv, Y\. Lin, and B\. YuDREAMPlace 4\.0: timing\-driven global placement with momentum\-based net weighting\.In2022 Design, Automation & Test in Europe Conference & Exhibition \(DATE\),Vol\.,pp\. 939–944\.External Links:[Document](https://dx.doi.org/10.23919/DATE54114.2022.9774725)Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1),[§4](https://arxiv.org/html/2609.21263#S4.p4.1)\.
- Luet al\.\(2015\)J\. Lu, H\. Zhuang, P\. Chen, H\. Chang, C\. Chang, Y\. Wong, L\. Sha, D\. Huang, Y\. Luo, C\. Teng,et al\.EPlace\-ms: electrostatics\-based placement for mixed\-size circuits\.IEEE Transactions on Computer\-Aided Design of Integrated Circuits and Systems34\(5\),pp\. 685–698\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Mirhoseiniet al\.\(2021\)A\. Mirhoseini, A\. Goldie, M\. Yazgan, J\. W\. Jiang, E\. Songhori, S\. Wang, Y\. Lee, E\. Johnson, O\. Pathak, A\. Nova,et al\.A graph placement methodology for fast chip design\.Nature594\(7862\),pp\. 207–212\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- NC State EDA \(2011\)NC State EDAFreePDK45\.Note:[https://eda\.ncsu\.edu/freepdk/freepdk45/](https://eda.ncsu.edu/freepdk/freepdk45/)Version 1\.4; accessed July 22, 2026Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p5.1),[§3\.3](https://arxiv.org/html/2609.21263#S3.SS3.p1.1),[§4](https://arxiv.org/html/2609.21263#S4.p2.1)\.
- Nookalaet al\.\(2005\)V\. Nookala, Y\. Chen, D\. J\. Lilja, and S\. S\. SapatnekarMicroarchitecture\-aware floorplanning using a statistical design of experiments approach\.InProceedings of the 42nd annual Design Automation Conference,pp\. 579–584\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Pujari \(2020\)S\. PujariMacro placement guidelines\.Note:iVLSI TechnologiesAccessed: July 21, 2026Cited by:[§2\.1](https://arxiv.org/html/2609.21263#S2.SS1.p1.1),[§5\.1\.3](https://arxiv.org/html/2609.21263#S5.SS1.SSS3.p1.1),[§5\.2](https://arxiv.org/html/2609.21263#S5.SS2.p1.1)\.
- Qinet al\.\(2025\)Y\. Qin, Y\. Ye, J\. Fang, H\. Wang, S\. Liang, S\. Tian, J\. Zhang, J\. Li, Y\. Li, S\. Huang,et al\.Ui\-tars: pioneering automated gui interaction with native agents\.arXiv preprint arXiv:2501\.12326\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p3.1)\.
- Radfordet al\.\(2021\)A\. Radford, J\. W\. Kim, C\. Hallacy, A\. Ramesh, G\. Goh, S\. Agarwal, G\. Sastry, A\. Askell, P\. Mishkin, J\. Clark, G\. Krueger, and I\. SutskeverLearning transferable visual models from natural language supervision\.External Links:2103\.00020,[Link](https://arxiv.org/abs/2103.00020)Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Ranet al\.\(2026\)X\. Ran, Y\. Li, L\. Xu, M\. Yu, and B\. DaiDirect numerical layout generation for 3d indoor scene synthesis via spatial reasoning\.Advances in Neural Information Processing Systems38,pp\. 125055–125081\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Sait and Youssef \(1999\)S\. M\. Sait and H\. YoussefVLSI physical design automation: theory and practice\.Vol\.6,World Scientific Publishing Company\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1)\.
- Shiet al\.\(2023\)Y\. Shi, K\. Xue, S\. Lei, and C\. QianMacro placement by wire\-mask\-guided black\-box optimization\.Advances in Neural Information Processing Systems36,pp\. 6825–6843\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Tseng \(2024\)I\. TsengChallenges in floorplanning and macro placement for modern socs\.InProceedings of the 2024 International Symposium on Physical Design,pp\. 71–72\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p1.1)\.
- Uchenduet al\.\(2026\)I\. Uchendu, S\. Goel, K\. Hou, E\. Songhori, K\. Lee, J\. W\. Jiang, V\. J\. Reddi, and V\. ZhuangSee it to place it: evolving macro placements with vision\-language models\.arXiv preprint arXiv:2603\.28733\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Wanget al\.\(2024\)P\. Wang, S\. Bai, S\. Tan, S\. Wang, Z\. Fan, J\. Bai, K\. Chen, X\. Liu, J\. Wang, W\. Ge,et al\.Qwen2\-vl: enhancing vision\-language model’s perception of the world at any resolution\.arXiv preprint arXiv:2409\.12191\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p3.1),[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Wanget al\.\(2025\)W\. Wang, Z\. Gao, L\. Gu, H\. Pu, L\. Cui, X\. Wei, Z\. Liu, L\. Jing, S\. Ye, J\. Shao,et al\.Internvl3\. 5: advancing open\-source multimodal models in versatility, reasoning, and efficiency\.arXiv preprint arXiv:2508\.18265\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p4.1)\.
- Wanget al\.\(2026\)Z\. Wang, Z\. Geng, Z\. Tu, J\. Wang, Y\. Qian, Z\. Xu, Z\. Liu, S\. Xu, Z\. Tang, S\. Kai,et al\.Benchmarking end\-to\-end performance of ai\-based chip placement algorithms\.Advances in Neural Information Processing Systems38\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p5.1)\.
- Wolfet al\.\(2013\)C\. Wolf, J\. Glaser, and J\. KeplerYosys\-a free verilog synthesis suite\.InProceedings of the 21st Austrian Workshop on Microelectronics \(Austrochip\),Vol\.97,pp\. 1–6\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p5.1),[§3\.3](https://arxiv.org/html/2609.21263#S3.SS3.p1.1),[§4](https://arxiv.org/html/2609.21263#S4.p2.1)\.
- Xieet al\.\(2025\)J\. Xie, Z\. Chen, R\. Zhang, and G\. LiLarge multimodal agents: a survey\.Visual Intelligence3\(1\),pp\. 24\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p3.1)\.
- Yanet al\.\(2014\)J\. Z\. Yan, N\. Viswanathan, and C\. ChuAn effective floorplan\-guided placement algorithm for large\-scale mixed\-size designs\.ACM Transactions on Design Automation of Electronic Systems \(TODAES\)19\(3\),pp\. 1–25\.Cited by:[§2\.2](https://arxiv.org/html/2609.21263#S2.SS2.p2.1)\.
- Zhenget al\.\(2024\)B\. Zheng, B\. Gou, J\. Kil, H\. Sun, and Y\. SuGpt\-4v \(ision\) is a generalist web agent, if grounded\.arXiv preprint arXiv:2401\.01614\.Cited by:[§1](https://arxiv.org/html/2609.21263#S1.p3.1)\.

## 7\.Appendix

Full results on PlaceReasoner\-Bench\.Tables[6](https://arxiv.org/html/2609.21263#S7.T6)and[7](https://arxiv.org/html/2609.21263#S7.T7)give the complete post\-route results for all eight designs at the two aspect ratios, of which four representative designs are reproduced in the main paper \(Tables[2](https://arxiv.org/html/2609.21263#S5.T2)and[3](https://arxiv.org/html/2609.21263#S5.T3)\)\. Every per\-design count and average reported in the experiments is computed over these full tables\.

Table 6\.Detailed post\-route results for the square \(1:11\{:\}1\) tasks\. “–” denotes an unavailable metric; failure states indicate that detailed routing did not complete\. Winner \# reports the one\-based winner positionk/Nk/N; useN=5N=5; Runtime reports macro\-placement time for the classical baselines, summed model\-driver time for the agent variants\. Token Usage is the total number of model tokens\.Table 7\.Detailed post\-route results for the elongated \(2:12\{:\}1\) tasks\. Use the same settings with square \(1 : 1\) tasks\.