Micron: HBM Requires Three Times More Wafer Area Than DDR5
Summary
Micron states that High Bandwidth Memory (HBM) requires three times more wafer area compared to DDR5 memory.
Similar Articles
Micron's memory wall chart. Compute up ~3x every two years, HBM bandwidth under 2x
A memory tutorial at hot chips 2026 highlights the growing gap between compute performance and HBM bandwidth, with practical fixes being implemented, such as Samsung's LPDDR5x achieving 3.01x token speed on llama 3.1 8B.
High-Bandwidth Flash offers efficient storage for model weights
IEEE Spectrum reports on High Bandwidth Flash (HBF), a new memory technology that stacks NAND flash dies using high-bandwidth memory (HBM) packaging techniques to deliver vastly higher read bandwidth for efficient storage of LLM model weights, with first products expected in about a year.
@tobi: worth noting that the memory bandwidth of a GB300 is 7.4 TB/s. That's why HBM memory is hard to get on planet earth rig…
The tweet highlights the high memory bandwidth of GB300 (7.4 TB/s) and explains that this contributes to the scarcity of HBM memory globally.
Micron CEO Says Memory Supply Will Be Much Tighter in 2027 and 2028 Than in 2026
Micron's CEO warned that memory supply will be significantly tighter in 2027 and 2028 than in 2026, signaling continued constraints on DRAM/HBM availability driven by AI demand.
Q&A with Micron's VP and GM of Memory
Micron's VP and GM of Cloud Memory Products discusses how AI demand is driving a memory super cycle, with technologies like HBM, LPDDR6, and PCIe Gen 6 SSDs becoming critical for data center architectures.