Rethinking Shrinkage Bias in LLM FP4 Pretraining: Geometric Origin, Systemic Impact, and UFP4 Recipe

Hugging Face Daily Papers Papers

Summary

This paper identifies a fundamental limitation (shrinkage bias) in non-uniform FP4 quantization formats for LLM pretraining and proposes UFP4, a uniform 4-bit training recipe that outperforms existing E2M1-based methods.

FP4 training promises substantial reductions in memory and computation cost for LLM pretraining, yet current FP4 hardware paths and recipes, including NVIDIA Blackwell/Rubin-class systems and AMD MI350-series GPUs, remain centered on E2M1 data elements. In this study, we identify a fundamental limitation of that choice: non-uniform formats such as E2M1 inherently suffer from Shrinkage Bias, a systematic negative rounding error caused by the geometric asymmetry of their representable bins. We show that this bias accumulates multiplicatively across layers and is amplified by the Random Hadamard Transform (RHT), providing a unified explanation for the training instability observed in existing E2M1-based FP4 recipes. In contrast, uniform grids (E1M2/INT4) bypass this grid-geometry error and better convert the improved bucket utilization from RHT into higher quantization quality. Based on this finding, we propose UFP4, a uniform 4-bit training recipe that applies RHT to all three training GEMMs while restricting stochastic rounding to dY alone. On Dense 1.5B, MoE 7.9B, and MoE 124B long-run pretraining, UFP4 consistently achieves lower BF16-relative loss degradation than strong E2M1-based baselines, supported by scaling-law analysis and ablation studies. Our results suggest that future accelerators should support E1M2/INT4-style uniform 4-bit grids as first-class training primitives alongside E2M1.
Original Article
View Cached Full Text

Cached at: 06/20/26, 02:27 PM

Paper page - Rethinking Shrinkage Bias in LLM FP4 Pretraining: Geometric Origin, Systemic Impact, and UFP4 Recipe

Source: https://huggingface.co/papers/2606.20381 Authors:

,

,

,

,

,

,

,

,

,

,

Abstract

Uniform 4-bit training with RHT-based quantization outperforms E2M1-based methods by eliminating shrinkage bias and improving training stability across large language model architectures.

FP4 trainingpromises substantial reductions in memory and computation cost for LLM pretraining, yet current FP4 hardware paths and recipes, including NVIDIA Blackwell/Rubin-class systems and AMD MI350-series GPUs, remain centered onE2M1data elements. In this study, we identify a fundamental limitation of that choice: non-uniform formats such asE2M1inherently suffer fromShrinkage Bias, a systematic negative rounding error caused by the geometric asymmetry of their representable bins. We show that this bias accumulates multiplicatively across layers and is amplified by theRandom Hadamard Transform(RHT), providing a unified explanation for thetraining instabilityobserved in existingE2M1-based FP4 recipes. In contrast,uniform grids(E1M2/INT4) bypass this grid-geometry error and better convert the improved bucket utilization from RHT into higherquantization quality. Based on this finding, we propose UFP4, a uniform 4-bit training recipe that applies RHT to all three trainingGEMMswhile restricting stochastic rounding to dY alone. On Dense 1.5B, MoE 7.9B, and MoE 124B long-run pretraining, UFP4 consistently achieves lower BF16-relative loss degradation than strongE2M1-based baselines, supported byscaling-law analysisandablation studies. Our results suggest that future accelerators should supportE1M2/INT4-style uniform 4-bit grids as first-class training primitives alongsideE2M1.

View arXiv pageView PDFAdd to collection

Get this paper in your agent:

hf papers read 2606\.20381

Don’t have the latest CLI?curl \-LsSf https://hf\.co/cli/install\.sh \| bash

Models citing this paper0

No model linking this paper

Cite arxiv.org/abs/2606.20381 in a model README.md to link it from this page.

Datasets citing this paper0

No dataset linking this paper

Cite arxiv.org/abs/2606.20381 in a dataset README.md to link it from this page.

Spaces citing this paper0

No Space linking this paper

Cite arxiv.org/abs/2606.20381 in a Space README.md to link it from this page.

Collections including this paper0

No Collection including this paper

Add this paper to acollectionto link it from this page.

Similar Articles

Format-Aware Fusion for Fast FP4 Pretraining

arXiv cs.LG

提出了 format-aware fusion 方法,将 FP4 量化中的 scale 计算、操作数打包与反向状态保存与 GEMM 融合,在 Llama-3 8B 预训练中达到最高 37.9K tokens/s/GPU,MXFP4 路线在略高于 bfloat16 训练损失终点的情况下实现 37.2K tokens/s/GPU(86.3% MFU),显著超过 Transformer Engine 的 27.6K。