analog-layout

This paper introduces a simulation-aware large language model framework for analog IC layout refinement using in-context policy improvement, achieving better post-layout performance with fewer simulations compared to existing methods.