Tag
JPMorgan releases ASIC industry report, predicts AI custom chips entering golden cycle, Broadcom and Marvell are biggest beneficiaries, and expects AI ASIC shipments to surpass GPU for the first time by 2027.
A technical blog post discussing methods for generating device clocks in FPGA and ASIC designs for interfacing with peripherals such as NOR flash and NAND flash.
An experienced chip designer shares insights on the differences between academic and industry chip design, covering goals, risk tolerance, and methodologies, while noting the growing demand for ASIC designers.