Tag
This paper introduces a trace-supervised symbolic neural CPU architecture that combines recurrent control, an explicit operation router, and masked register writeback to enable auditable, interpretable program execution, with quantization-simulated writeback preserving symbolic operation paths.