Tag
The tweet recommends Algorithmica's HPC series section on CPU cache, detailing concepts like latency, memory access patterns, and theoretical latency to help write faster software.
The article explores constructing the slowest possible data access pattern for summing integers in an array by exploiting CPU cache behavior, demonstrating that a carefully crafted pattern can be over 30% slower than randomized access.
The article explains the Early Start memory access technique in Intel's 80386, which hides memory latency by overlapping address generation with the previous instruction's last cycle. It describes the implementation of this technique in the z386 FPGA core, achieving ao486-class performance and a 39% improvement in Doom FPS.