rtl-transformations

This paper evaluates the robustness of LLM-generated SystemVerilog assertions under semantics-preserving RTL transformations, finding that point accuracy can hide substantial instability and advocating for robustness-aware evaluation in AI-assisted hardware verification.