[x86] AI Compute Extensions (ACE) Specification

Hacker News Top Tools

Summary

The x86 Ecosystem Advisory Group has published the AI Compute Extensions (ACE) specification, defining new x86 instructions and register state for accelerating matrix multiplication and reduced precision data formats in machine learning workloads.

No content available
Original Article
View Cached Full Text

Cached at: 06/18/26, 05:47 AM

# AI Compute Extensions (ACE) Specification – x86 Ecosystem Advisory Group Source: [https://x86ecosystem.org/resource/ai-compute-extensions-ace-specification/](https://x86ecosystem.org/resource/ai-compute-extensions-ace-specification/) - June 15, 2026 This document defines x86 extensions for accelerating computation tasks, initially focusing on matrix multiplication kernels and reduced precision data formats important to ML workloads\. The ACE extensions define matrix multiplication primitives that augment AVX and scalar code with new capabilities, adding: - ACE register state, including tile and block scale registers - Data processing operations that consume AVX register input and operate on tile register state - Data move operations to move data between ACE register state and AVX registers - State and operations for system management ACE provides tight integration between AVX vectors and ACE tile registers, combining high compute density tile processing operations with the comprehensive data processing features of AVX\. In addition to matrix acceleration, a number of dedicated format convert operations are provided under the AVX10 framework\.

Similar Articles

Is x86 ready to ACE it?

Hacker News Top

The article analyzes the new ACE specification from the x86 Ecosystem Advisory Group, which extends Intel's AMX for AI matrix multiplication with fixed tile sizes and outer product instructions, comparing it to Arm's SME.

AMD AI ENGAGE

Reddit r/ArtificialInteligence

The article discusses the AMD AI Engage Program, a community initiative for AI developers offering prizes, credits, and networking opportunities for building LLM apps and GenAI workflows.

The Powerhouse of the AI Chip (6 minute read)

TLDR AI

This article explains how systolic arrays handle over 95% of AI chip compute, detailing their design, modes of operation, and why they are efficient for matrix multiplication.