mmo-chip: Multiplayer CMOS Standard Cell Chips Reverse Engineering Tool
Summary
mmo-chip is an open-source tool for reverse-engineering CMOS standard cell chips from die photographs, offering die viewer, cell annotation, and Verilog netlist extraction.
View Cached Full Text
Cached at: 06/26/26, 08:06 AM
giulioz/mmo-chip
Source: https://github.com/giulioz/mmo-chip
mmo-chip
A tool for reverse-engineering integrated circuits from die photographs, with a special focus on CMOS Gate Array/Standard Cell chips. Import and tile gigapixel die shots, annotate them (vias, traces, standard cells) with optional ML assistance, and extract the circuit, per-cell transistor and logic-gate schematics, and a die-level Verilog netlist.
Die viewer — navigate the whole die, with placed cells, nets, and I/O pins.

Cell RE — annotate a cell’s layers; transistors, gates, and logic are inferred.

Die shots in those screenshots are from InfoSecDJ.
Structure
frontend/ Vite + React + TypeScript UI (die viewer, cell RE, schematics, Verilog)
backend/ Node + TypeScript API — image import, tiling, JSON persistence, WebSocket
shared/ Shared TypeScript types (the annotation schema)
ml/ Python U-Net for via/trace detection + FastAPI prediction sidecar
data/ Imported dies, tile pyramids, and ML exports
Dependencies
- Node ≥ 20 (npm workspaces) — required.
- Python ≥ 3.10 — only for the ML sidecar (assisted via/trace annotation).
# JS/TS workspaces (frontend + backend + shared)
npm install
# ML sidecar (optional)
python3 -m venv ml/.venv
ml/.venv/bin/pip install -r ml/requirements.txt
Run locally
npm run dev
Starts the backend (http://localhost:3001), the frontend (http://localhost:5173), and the ML sidecar together. Open the frontend URL.
Without the ML sidecar, run just the two TypeScript apps:
npm run dev -w backend
npm run dev -w frontend
Build and test:
npm run build
npm test
IMPORTANT NOTE: This software is still very early in development and has been tested only locally (firewalled). Use at your own risk.
Similar Articles
MMO-CHIP: From Microscope to Verilog in an hour
An open source silicon reverse engineering tool, MMO-CHIP, enables rapid annotation and Verilog generation from microscope images of custom chips, reducing the process from weeks to under an hour.
IBM MCGA Gate Array Reverse Engineering
This project reverse engineers IBM's MCGA gate arrays used in PS/2 models 25 and 30, revealing detailed schematics and new features such as genlock capability and undocumented registers.
Reverse Engineering the Qualcomm NPU Compiler
Reverse engineering the Qualcomm NPU compiler reveals undocumented VTCM memory management, MILP-based placement, automatic precision alteration, and a hidden analytical simulator (Hextimate) for edge deployment optimization.
Microcode inside the Intel 8087 floating-point chip: register exchange
A detailed reverse-engineering analysis of the microcode inside the Intel 8087 floating-point coprocessor, focusing on the FXCH register exchange instruction and the chip's internal architecture.
@0x0SojalSec: AI Ghidra and Radare2 : AI-powered reverse engineering. AI agents that can disassemble, decompile, scan with YARA, and …
Reversecore MCP is an enterprise-grade AI-powered reverse engineering and security analysis tool that integrates with AI assistants via the Model Context Protocol, offering 50+ tools for static/dynamic analysis, malware analysis, vulnerability research, and more.