Tag
This article describes the CRC Generator, a command-line tool for generating Verilog/VHDL CRC code, and its archival on GitHub by Julia Desmazes to preserve the tool originally by Evgeni Stavinov.