Tag
RTL-Interact is a multi-task post-training framework that trains a single RTL-specialized LLM to generate RTL, construct EDA checks, and revise designs using tool feedback, paired with Pattern-Aware Policy Optimization (PAPO) for multi-task RL. On CVDP, RTL-Interact-32B reaches 48.7% weighted Pass@1 and 68.9% Pass@5 (surpassing DeepSeek-V3.2), while PAPO cuts average tool calls by 63.8% and the models outperform RTL-specialized baselines on VerilogEval v2 and RTLLM v2.
RisingEdge.pro is a browser-based platform for learning and practicing hardware design by writing, simulating, and synthesizing VHDL and SystemVerilog code using real EDA tools like GHDL, Icarus, and Yosys, with interactive waveforms and guided lessons.