Tag
This paper presents ESBMC-LLB, a formal verification approach to detect Ladder Logic Bombs in IEC 61131-3 PLC programs by synthesizing triggers and using ESBMC-PLC+ as the verification engine, achieving high detection rates on public datasets.