logic-scaling

Samsung demonstrates the first 3D Stacked FETs with triple nanosheet channels at a 42nm gate pitch, presented at the 2026 VLSI Symposium, achieving a high review score and highlighting a new vertical transistor architecture for advanced logic scaling.