Tag
A detailed technical explanation of the Super Nintendo's graphics hardware, including the PPU1 and PPU2 chips, VRAM, OAM, and CGRAM, based on schematics by Jonathon Donaldson.
The article explains how the SNES PPUs render sprites and backgrounds under tight VRAM bandwidth constraints, describing the hardware trade-offs in different video modes.
A detailed technical analysis of Super Nintendo cartridges, covering CIC copy protection, ROM size distribution, SRAM with battery backup, and enhancement processors like the Super FX chip.
This article details the evolution of Super Nintendo motherboard revisions over its 12-year lifespan, highlighting how Nintendo reduced the number of chips from fifteen to nine through generations like Classic, APU, and 1-CHIP.