spice-simulation

Tsinghua University researchers propose a Bounded Dual-Loop Automated Schematic Synthesis Framework that converts natural language specifications into verified KiCad schematics for power electronics, boosting component verification coverage from 22.2% to 98.6% and SPICE pass rates from 0% to 100% versus a vanilla LLM baseline.