@Huawei: What is LogicFolding? For circuit design, it aggressively compresses propagation time between adjacent flip-flops, tigh…
Summary
Huawei discusses LogicFolding, a technique that compresses propagation time between adjacent flip-flops in circuit design, tightening critical paths and enabling faster chips. The company expects its high-end chips to achieve transistor density equivalent to 14 Å (1.4 nm) processes by 2031.
View Cached Full Text
Cached at: 05/27/26, 01:16 AM
What is LogicFolding? For circuit design, it aggressively compresses propagation time between adjacent flip-flops, tightens critical path & enables chips to run faster. HUAWEI high-end chips are expected to feature transistor density equivalent to 14 Å (1.4 nm) processes by 2031. https://t.co/IfFpmrYNC8
Similar Articles
A new way to build chips: Sequentially stacking silicon to extend Moore's Law
Researchers at the University of Illinois have demonstrated a scalable method to sequentially stack high-performance silicon circuits, achieving monolithic 3D integration within strict thermal budgets, which could extend Moore's Law beyond traditional transistor shrinking.
Another ‘DeepSeek moment’? Huawei milestone alters China trajectory in chip race: analysts.
Huawei unveils the Tau Scaling Law, a chip architectural workaround to bypass US sanctions and achieve 1.4nm-equivalent transistor density by 2031, marking a significant step toward China's semiconductor self-sufficiency and altering the tech rivalry with Washington.
Did Export Controls Accidentally Create Huawei's Biggest Opportunity Yet?
Huawei announces a new chip design breakthrough claiming 1.4nm-equivalent performance by 2031, attributing its progress to U.S. export controls, while Nvidia's CEO acknowledges conceding the China AI chip market to Huawei.
Energy use forcing rethink of AI chip design, TSMC says
TSMC's senior VP says energy efficiency is now the primary constraint in AI chip design, surpassing raw computing power. The shift is driving changes in transistor density, advanced packaging, and chip stacking to reduce power consumption.
FusionCell: Cross-Attentive Fusion of Layout Geometry and Netlist Topology for Standard-Cell Performance Prediction
The paper introduces FusionCell, a dual-modality predictor that fuses layout geometry and netlist topology using a cross-attentive mechanism for accurate and rapid standard-cell performance prediction, achieving 0.92% MAPE and orders of magnitude speedup over traditional simulation.